**Group Members: Gabe Litteken, Nat Wagner**

**Initial Proposal:**

**Part 1** – Processor

We would like to create a processor based on the RISC-V (or a RISC-V subset) ISA to run on the FPGA. We plan to implement the ISA as a multi stage pipelined Von Neumann architecture. We chose the RISC-V because it provides an useful but small set of instructions and provides an interesting challenge in its implementation.

Along with the processor we plan to build “drivers” to interface with the VGA and PS/2 ports on the DE1-SOC.

**Part 2** – Assembler

We will also build a external assembler to convert a simple assembly language into machine readable binary. This will be written in C# or Java and will be used to demonstrate the capabilities of the processor.

**The following parts are optional if we have time**

**Part 3** – Compiler