

# Product Version 10.0 May 2000

© 1996-2000 Cadence Design Systems, Inc. All rights reserved. Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 1-800-462-4522.

All other trademarks are the property of their respective holders.

SPECCTRA is a registered trademark, and SourceLink is a trademark of Cadence Design Systems, Inc.

**Restricted Print Permission:** This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used solely for personal, informational, and noncommercial purposes;
- 2. The publication may not be modified in any way;
- 3. Any copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement; and
- 4. Cadence reserves the right to revoke this authorization at any time, and any such use shall be discontinued immediately upon written notice from Cadence.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

# **Contents**

<u> About This Manual</u>	4
<del></del>	
Where to Find Information in This Manual	
Conventions Used in This Manual	
Special Terms	
Where to Find Additional Information	
Your Comments About This Manual	
How to Contact Technical Support	
Design Language Syntax	7
Chapter content	
<u> </u>	
Syntax Conventions	
Top Level Design File Prototype	
Second Level Design File Prototype	
Routing and Placement Rule Hierarchies	
The Syntax	12
Openius Elles	
Sample Files14	
Chapter content	47
Sample Design File	47
Design Data	47
Placement Data	49
Library Data	50
Network Data	59
Prerouted Wiring Data10	38
Sample Design File with High Speed Rules	
Design Data	39
Placement Data	71
<u>Library Data</u>	72
Network data	31

Prero	<u>uted V</u>	Virin	g Da	ata.	 	 			 •	 					 •				 	1	91
Index					 	 				 									 	1	93

# **About This Manual**

This manual describes the design language that defines printed circuit board (PCB) designs for SPECCTRA®.

#### **Audience**

This manual is written for software programmers who develop software to translate design data between SPECCTRA and a PCB layout system.

#### Where to Find Information in This Manual

The SPECCTRA Design Language Reference contains the following chapters:

Chapter 1, "Design Language Syntax," provides an alphabetical design language reference.

Chapter 2, "Sample Files," provides samples of SPECCTRA design files.

### **Conventions Used in This Manual**

The following fonts, characters, and styles have specific meanings throughout this manual.

■ Boldface type identifies text that you type exactly as shown, such as SPECCTRA command names, keywords, and other syntax elements. In the following example, connect, on, and off are keywords.

```
(average_pair_length [on | off])
```

Syntax or command examples that appear on a separate line are not bold.

```
(boundary (rect pcb 0 0 9000 4000))
```

The Backus-Naur Form (BNF) metalanguage conventions used to represent the design language syntax is explained at the beginning of Chapter 1.

■ Italic type identifies titles of books and emphasizes portions of text.

For installation information, see the SPECCTRA Installation and Configuration Guide.

About This Manual

Italicized words enclosed in angle brackets (<>) are placeholders for keywords, values, filenames, or other information that you must supply.

<directory\_path\_name>::= <id>

■ References to keys on your keyboard and mouse buttons are enclosed in brackets. [Shift] refers to the shift key. The carriage return key is labeled "Enter" on some keyboards and "Return" on others. This manual uses [Enter].

Mouse buttons are identified by two uppercase letters enclosed in brackets.

[LB] left button

[MB] middle button

[RB] right button

If you have a 2-button mouse, press [ALT] and [RB] simultaneously when you see [MB].

# **Special Terms**

The following special terms are used in this manual.

- The word enter used with commands means type the command and press [Enter].
  - "Enter the command grid wire 1" means
    - 1. Type grid wire 1.
    - 2. Press [Enter].
- Click means press and release the left mouse button.
- *Click-middle* means press and release the middle mouse button.
- Click-right means press and release the right mouse button.
- Drag means press and hold the left mouse button while you move the pointer.
- *Drag* [MB] means press and hold the middle mouse button while you move the pointer.
- *Double-click* means press and release the left mouse button twice in rapid succession.
- Click twice means click twice at the same location in the SPECCTRA work area.
- Select means to identity objects (such as wires, nets, or components) for exclusive processing by routing or placement commands. When you select objects before using a command, SPECCTRA works only on the objects that are selected.
- Switch refers to one or more characters you can use with an operating system command, such as the command you use to start SPECCTRA. A hyphen (-) precedes each command line switch.

# SPECCTRA® Design Language Reference About This Manual

#### Where to Find Additional Information

For information about installing and configuring SPECCTRA software and licenses, see the SPECCTRA Installation and Configuration Guide (instcnfg.pdf in the help directory of the installation tree).

For an overview of new features and enhancements, known problems and solutions, and documentation addenda in SPECCTRA, see the "SPECCTRA 9.0 Release Notes" (specctra.html in the README directory of the installation tree).

For information about starting SPECCTRA, command syntax, menus and dialog menus, and design methodology, see the SPECCTRA online help (specctra.hlp in the help directory of the installation tree). Use WinHelp for Windows 95/98 and Windows NT, or HyperHelp<sup>TM</sup> for UNIX. You can also access the online help system from the SPECCTRA Help menu.

#### **Your Comments About This Manual**

We are interested in your comments and opinions about this manual. If you comment, please consider the following questions:

- Is the information organized logically? If your answer is no, how could we better organize the information?
- Did you find any inaccuracies or omissions? If your answer is yes, what are the inacurracies or omissions?
- What suggestions do you have for improving this manual?

Please send your comments by fax to (408) 342-5647, or via the Internet by email to **cct\_pubs@cadence.com**. Remember to include the document title with your comments.

# **How to Contact Technical Support**

If you have questions about installing or using SPECCTRA, contact the Cadence Customer Response Center at

http://sourcelink.cadence.com/supportcontacts.html

# **Design Language Syntax**

## **Chapter content**

- Overview on page 7
- Syntax Conventions on page 7
- Top Level Design File Prototype on page 8
- Second Level Design File Prototype on page 9
- Routing and Placement Rule Hierarchies on page 11
- The Syntax on page 12

#### **Overview**

This chapter defines the syntax and semantics to represent a printed circuit board (PCB) in a design file or session file. Design prototypes at the beginning of the chapter show how a design is represented at the highest level. The remainder of the chapter lists descriptors in alphabetical order, fully expands them, and describes their functions.

A design file contains all the data, or a portion of the data with pointers to other files that contain additional data, to define a PCB. The design file is a text file.

# **Syntax Conventions**

Design language syntax consists of keywords and descriptors. Keywords are usually followed by one or more descriptors. Keywords and descriptors are sometimes enclosed within parentheses.

Keywords and parentheses must appear in a design or session file exactly as shown. Descriptors are alphabetic, numeric, or alphanumeric character strings, such as identifiers, values, filenames, or additional syntax. Angle brackets < > enclose all descriptors.

The Backus-Naur Form (BNF) metalanguage conventions are used to expand descriptors, and to show whether they are optional or exclusive and whether they can be repeated.

Design Language Syntax

The ::= symbol indicates that an expanded definition follows. This symbol can be interpreted to mean: *is defined as*.

Square brackets [ ] enclose a set. When a set contains only one keyword or descriptor, the set is optional. For example:

```
[a]—Can include a.
```

When a set contains alternatives, the keywords or descriptors are separated by a vertical bar ( | ). For example:

```
[a | b | c]—Must include either a or b or c.
```

[a | b | c | null]—Can include either a or b or c.

If the word *null* appears within the brackets, the set is optional. Any member of the set other than null can be used. Null is only a symbol to indicate that all the enclosed keywords or descriptors are optional.

Braces { } indicate that the enclosed set can occur one or more times.

# **Top Level Design File Prototype**

The following design file prototype lists the syntax at the highest level in the order each construct must appear in a design file. Five sections that must be included in every design file are pcb, structure, placement, library, and network. All other sections are optional.

File descriptors can substitute for all or part of the structure, placement, library, floor\_plan, or network section descriptors. Each file descriptor must point to a file that only contains descriptors appropriate to that section.

```
<design_descriptor>::=

(pcb <pcb_id>
        [<parser_descriptor>]
        [<capacitance_resolution_descriptor>]
        [<conductance_resolution_descriptor>]
        [<current_resolution_descriptor>]
        [<iinductance_resolution_descriptor>]
        [<resistance_resolution_descriptor>]
        [<resolution_descriptor>]
        [<time_resolution_descriptor>]
        [<voltage_resolution_descriptor>]
        [<unit_descriptor>]
```

Design Language Syntax

```
[<structure_descriptor> | <file_descriptor>]
[<placement_descriptor> | <file_descriptor>]
[library_descriptor> | <file_descriptor>]
[<floor_plan_descriptor> | <file_descriptor>]
[<part_library_descriptor> | <file_descriptor>]
[<network_descriptor> | <file_descriptor>]
[<wiring_descriptor>]
[<color_descriptor>]
]
```

# **Second Level Design File Prototype**

The next design file prototype expands the highest level keywords to include descriptors and keywords at the next level below.

```
(pcb <pcb_id>
  (parser
    [(string_quote < quote_char>)]
     (space_in_quoted_tokens [on | off]
    [(host_cad < id>)]
    [(host version <id>)]
    [{(constant < id> < id>)}]
    [(write_resolution {<character> <positive_integer})]
    [(routes include {[testpoint | guides | image conductor]})]
    [(wires include testpoint)]
    [(case_sensitive [on | off])]
    [(rotate first [on | off])]
  (resolution < dimension_unit > < positive_integer >
  (unit <dimension_unit>
  (structure
     [<unit descriptor> | <resolution descriptor> | null]
     {<layer_descriptor>}
    [<layer_noise_weight_descriptor>]
     {<box|
     {<place_boundary_descriptor>}
    [{<plane_descriptor>}]
    [{<region descriptor>}]
    [{<keepout_descriptor>}]
     <via_descriptor>
```

Design Language Syntax

```
[<control_descriptor>]
  <rule_descriptor>
  [<structure_place_rule_descriptor>]
  {<grid_descriptor>}
(placement
  [<unit_descriptor> | <resolution_descriptor> | null]
  [<place_control_descriptor>]
  {<component_instance>}
)
(library
  [<unit_descriptor>]
  {<image_descriptor>}
  [{<jumper_descriptor>}]
  {<padstack descriptor>}
  [<directory_descriptor>]
  [<extra_image_directory_descriptor>]
  [{<family family descriptor>}]
  [{<image_image_descriptor>}]
(floor_plan
  [<unit_descriptor>]
  [<resolution_descriptor>]
  [{<cluster_descriptor>}]
  [{<room_descriptor>}]
(part library
  [{<physical_part_mapping_descriptor>}]
  {<logical_part_mapping_descriptor>}
  [{<logical_part_descriptor>}]
  [<directory_descriptor>]
(network
  {<net_descriptor>}
  [{<class_descriptor>}]
  [{<class class descriptor>}]
  [{<group_descriptor>}]
  [{<group_set_descriptor>}]
  [{<pair_descriptor>}]
  [{<bundle_descriptor>}]
(wiring
  [<unit_descriptor> | <resolution_descriptor> | null]
```

Design Language Syntax

```
{<wire_descriptor>}
    <test_points_descriptor>]
)
(colors
    {(color < color_number> < color_name> < R> < G> < B>)}
    {(set_color < color_object> < color_name>)}
    {(set_pattern < pattern_object> < pattern_name>)}
)
)
```

# **Routing and Placement Rule Hierarchies**

Routing and placement rules can be defined at multiple levels of design specification. When a routing or placement rule is defined for an object at multiple levels, a predefined routing or placement precedence order automatically determines which rule to apply to the object.

The routing rule precedence order is

```
pcb < layer < class < class layer < group_set < group_set layer < net < net layer < group < group layer < fromto < fromto layer < class_class < class_class layer < padstack < region < class region < net region < class_class region
```

A pcb rule (global rule for the PCB design) has the lowest precedence in the hierarchy. A class-to-class region rule has the highest precedence. Rules set at one level of the hierarchy override conflicting rules set at lower levels.

The placement rule precedence order is

```
pcb < image_set < image < component < super cluster < room < room_image_set <
family_family < image_image</pre>
```

A pcb rule (global rule for the PCB design) has the lowest precedence in the hierarchy. An image-to-image rule has the highest precedence. Rules set at one level of the hierarchy override conflicting rules set at lower levels.

Design Language Syntax

# The Syntax

This section lists the complete design language syntax in alphabetical order.

The <ancestor\_file\_descriptor> is included in a session file to identify previous session files on which the current session might depend. The <file\_path\_name> is the directory path and filename for a previous session file. The **comment** block is optional.

The **attach** control determines whether a via padstack can be positioned under an SMD pad. The default is **on**, which allows vias under SMD pads. The **via\_at\_smd** rule must also be turned **on** to place vias under SMD pads (the default **via\_at\_smd** rule is **off**).

The **use\_via** control specifies which via padstack is used when a via is located under an SMD pad. The **use\_via** control applies only when the **via\_at\_smd** rule is turned on. The <*via\_id>* must be a padstack that is defined in the design file.

Design Language Syntax

Use < boundary\_descriptor> to define the PCB boundary for all features of the printed circuit board and the signal boundary for routing. A boundary is considered as an area object type.

The *<boundary\_descriptor>* must form a closed loop. The boundary automatically closes, if the last *<vertex>* in a *<path\_descriptor>* is not the same as the first *<vertex>*.

Every design must have a PCB boundary that defines the absolute bounding box for storing shapes. For example:

```
(boundary (rect pcb -18900.00 9800.00 -3351.00 17496.00))
```

The PCB boundary must be equal to or larger than the signal boundary. Only the <rectangle\_descriptor> should be used when the **pcb** reserved layer name is used as the <layer\_id> in the <path\_descriptor>.

The area inside the signal boundary is available for routing. A signal keepin boundary can be defined as follows:

```
(boundary (path signal 0.00 -18400.00 10300.00 -3851.00 10300.00 -3851.00 16996.00 -7851.00 16996.00 -7851.00 16317.00 -18400.00 16317.00 -18400.00 10300.00))
```

When < rectangle\_descriptor > is used to describe a boundary, it is not considered a filled shape.

A signal type of boundary cannot contain arcs.

Design Language Syntax

The < bundle\_descriptor > defines named bundled nets. Bundled nets are two or more nets that you want to route side by side with the same topology for each connection.

{[(gap [<positive\_dimension> | -1] {[(layer {< layer\_id>})]})]})

Use **nets** to identify the nets you want included in a bundle.

(**nets** {<*net\_id*>})

Use **gap** to control the minimum distance (<positive\_dimension>) allowed between each routed wire in the bundle. If **gap** is not included in a <positive\_descriptor>, the wire-to-wire clearance rule is used. To reset a specified **gap** to the default wire-to-wire clearance, use **-1** for the **gap** value. The **gap** can apply to one or more layers, and multiple gaps can be specified.

Symbol	Capacitance Unit
farad	farad
mfarad	millifarad
ufarad	microfarad
nfarad	nanofarad
pfarad	picofarad
ffarad	femtofarad

The default capacitance unit is **nfarad** with a *<positive\_integer>* equal to 1000.

Design Language Syntax

```
<character>
    <character>::= [<letter> | <digit> | <special character>]
<checking trim descriptor>
    <checking_trim_descriptor>::=
    (checking_trim_by_pin [on | off])
The checking_trim_by_pin control defaults to on. When a shape terminates in a pin (or
SMD), the checker automatically trims the end point to the edge of the pin. If
checking_trim_by_pin is off, the automatic trimming of shapes is not performed.
<circle descriptor>
    <circle descriptor>::=
    (circle <layer_id> <a href="mailto:circle"><diameter> [<vertex>])</a>
The default < vertex> is the PCB origin.
<circuit_descriptor>
    <circuit_descriptor>::= (circuit {<circuit descriptors>})
<circuit_descriptors>
    <circuit_descriptors>::=
    [<delay descriptor> |
    <total delay descriptor>
    <length descriptor> |
    <total_length_descriptor>
    <match fromto length descriptor> |
    <match fromto delay descriptor>
    <match group length descriptor>
    <match group delay descriptor>
    <match_net_length_descriptor>
    <match net delay descriptor> |
    <relative delay descriptor>
    <relative group delay descriptor>
    <relative group length descriptor> |
    <relative length descriptor>
```

<sample\_window\_descriptor> |

Design Language Syntax

```
<switch window descriptor> |
<shield descriptor> |
<max_restricted_layer_length_descriptor> |
(priority <positive_integer>) |
(use_layer {<layer_name>}) |
(use_via {[<padstack_id> | (use_array < via_array_template_id> [<row> < column>])]})]
```

The **priority** values range from 1 to 255. If you specify **-1**, priority is set to the default value of 10. A value of 0 is invalid. The highest priority is 255. Higher priority nets route first. Automatic placement also uses net priorities to determine the order in which components are placed and the proximity among components that share a priority net. Components with higher priority nets tend to be placed earlier and closer together during automatic placement.

If a **use\_layer** rule applies to a net or class of nets, the net or class of nets are routed on the assigned layers even if the assigned layers are unselected for routing.

The **use\_via** rule can include a via array specification, where *<row>* and *<column>* define the size of the array. (This requires **microvia on** in the *<control\_descriptor>*.) The dimensions can be interchanged based on routing topology. In the following example, the via array identified as via2a is used instead of the default via array in nets A and B. In net B, the array size is specified as 1x4.

```
(net A
    (use_via (use_array via2a))
)
(net B
    (use_via (use_array via2a 1 4))
)
```

The *circuit\_descriptor>* is closely related to rule setting. Design rules, which can be set at multiple levels of a design, have a precedence hierarchy. For the order of routing rule precedence, see the Routing and Placement Rule Hierarchy section at the beginning of this manual.

Example of circuit syntax:

```
(network
  (class c1 sig1 sig2 sig3 (circuit (match_net_length on (tolerance 500))))
)
```

Design Language Syntax

#### Manhattan lengths:

```
sig1 - 1500 mils
sig2 - 1750 mils
sig3 - 1600 mils
```

All nets in class c1 are matched to the routed length of sig2 within a tolerance of plus or minus 500 mils.

Nets sig10, sig11 and sig12 have a class\_layer width rule of 0.020 on layers S1 and S4, and a class\_layer width rule of 0.015 on layers S2 and S3.

```
<class_class_descriptor>
<class_class_descriptor>::=
(class_class
(class_class
(classes <class_id> {<class_id>})
{[<rule descriptor> | <layer rule descriptor>]}
)
```

A class pair is formed for each possible combination of two class id's. The <*class\_class\_descriptor*> defines clearance rules, parallel noise and segment rules, and tandem noise and segment rules between wires in different classes and between wires in the same class. For example, a design file could include the following:

Design Language Syntax

```
(network
    (class TTL tnet1 tnet2)
    (class ECL enet1 enet2)
    (class CLKS clk1 clk2 clk3)
    (class INTS in0 in1 in2 in3)
    (class SENSE sx sy sz)
    (class_class (classes TTL ECL) (rule
    (tandem_segment gap .01) (limit .1))))
    (class_class (classes CLKS INTS TTL SENSE)
        (rule (parallel_segment (gap .02)(limit .2))))
    (class_class (classes CLKS CLKS) (rule
        (parallel_segment (gap .015) (limit .15))))
```

In this sample design file:

- Five classes are defined: TTL, ECL, CLKS, INTS, and SENSE. A class\_class tandem rule is defined between the TTL wires and the ECL wires.
- A class\_class parallel rule is applied between the wires of six paired classes CLKS-to-INTS, CLKS-to-TTL, CLKS-to-SENSE, INTS-to-TTL, INTS-to-SENSE, and TTL-to-SENSE.
- A class\_class parallel rule is applied between wires that belong to class CLKS. The rules applied with this construct apply only between wires of the CLKS class.

A class\_class rule has higher precedence than a fromto rule. For routing rule precedence order, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

All via-to-object and wire-to-object clearance rules can be specified in *<class\_class\_descriptor>*.


When two or more classes are included in a *<classes\_descriptor>*, each class is paired with every other class but not paired with itself. For example: (classes A B C) pairs AB, AC, and BC.

```
<class_id>
<class_id>::= <id>
```

Design Language Syntax

The **smd\_via\_same\_net** clearance is the minimum clearance from the SMD pad to the first via, as shown in the following figure.


#### Smd\_via\_same\_net Clearance



The **via\_via\_same\_net** clearance is the minimum clearance between any two vias on the same net and the same layer.

Design Language Syntax


#### Via\_via\_same\_net Clearance



The **buried\_via\_gap** is the gap between coincident vias for hybrid circuits. The following rules apply:


- A **buried\_via\_gap** can be defined in the design file by using the clearance rule. You can also define **buried via gap** in a do file, from the command line, and by using the GUI.
- A **buried\_via\_gap** can prevent coincident vias. If **buried\_via\_gap** is not specified (or is a negative number), coincident vias can occur as shown in the following figure.

#### Specifying a Buried\_via\_gap Prevents Coincidient Vias



A buried\_via\_gap has no effect on vias that have shapes on the same layer. The via\_via clearance rule is used instead.


#### Via\_via clearance Applies to Via Shapes on the Same Layer



Design Language Syntax

If a **buried\_via\_gap** is used, this value defines the clearance between buried vias that do not share a common layer, as shown in the following figure. The **layer\_depth** option specifies the number of layers over which the clearance rule applies. See also the **bbv\_ctr2ctr** setting in the <u><control\_descriptor></u>.

#### Buried\_via\_gap Defines Clearance



The **antipad\_gap** clearance defines the gap between antipads for power nets to power nets and power nets to signal nets. Signal nets to signal nets are not checked for antipad gap clearance. The following apply:


- An antipad\_gap can be defined in the <<u>rule\_descriptor></u> within the <<u>structure\_descriptor></u> of the design file. The user can also define antipad\_gap in a do file, from the command line, and by using the GUI.
- If the antipad\_gap is not explicitly defined, there is no restriction on power layers and the via\_via (or pin\_via) rule checking does not involve the power layer and antipad sizes.
- If the antipad\_gap is greater than or equal to 0, the value defines the clearance between antipads. The router considers the antipad shapes as circles or squares and symmetrical around the padstack origin.
- If the antipad\_gap is not specified or is less than 0, no restriction is assumed.

The following example shows how to specify **antipad\_gap**:

```
(pcb...
  (structure...
            (rule (clearance 0.2 (type antipad_gap)))
...))
```


The **pad\_to\_turn\_gap** clearance is the minimum clearance from any through-pin to the first 90 degree turn in the wire.

#### Pad\_to\_turn\_gap Clearance



The **smd\_to\_turn\_gap** clearance is defined as the minimum clearance from any SMD pad to the first 90 degree turn in the wire.

#### Smd\_to\_turn\_gap Clearance



```
<cluster_descriptor>
```

The crule\_descriptor> applies only to type super or type super piggyback clusters. The default cluster type is plan.

```
<cluster_id>
<cluster_id>::= <id>
```

Design Language Syntax

```
<color_descriptor>
    <color_descriptor>::=
    (colors
       {(color <<u>color_number></u> <<u>color_name></u> <R> <G> <B>)}
       {(set_color < color object> < color name>)}
       {(set pattern <pattern object> <pattern name>)}
\langle R \rangle, \langle G \rangle, \langle B \rangle::= \langle positive integer \rangle in the range from 0 to 255.
Color definitions can be overwritten if more than one color has the same ID.
<color name>
    <color name>::= <id>
<color number>
    <color number>::= <positive integer>
The range for <color number> is from 0 to 99. The application default range is from 0 to 15.
<color_object>
    <color object >::=
       [antipad | background | component back |
       component front | error balance | error clearance |
       error crosstalk | error length | error placement |
      fix component | grid major | grid major place |
       grid major route | grid place | grid via |
       grid wiring | guide | highlight | histogram grid |
       histogram peak | histogram segment | iroute target |
       power < layer number > | pin | protect | routability max | routability min |
       ruler | select | signal < layer number > | site | testpoint | viakeepouts | vias |
The default colors are
    (colors
       (color 0 background 170 210 255)
       (color 1 blue
                        0 0 255)
       (color 2 green
                         0 255 0)
       (color 3 violet 175 0 175)
```

# SPECCTRA® Design Language Reference Design Language Syntax

Design Language Syntax

```
(set_color signal 2 drkblue)
(set_color signal 3 drkred)
(set_color signal 4 coral)
(set_color signal 5 violet)
(set_color signal 6 drkgreen)
(set_color signal 7 lgtmgnta)
(set_color signal 8 magenta)
(set color signal 9 red)
(set color signal 10 drkblue)
(set_color signal 11 drkred)
(set color signal 12 coral)
(set color signal 13 violet)
(set color signal 14 drkgreen)
(set_color signal 15 blue)
(set color component back blue)
(set_color power 1 drkred)
(set_color power 2 violet )
(set color power 3 coral)
(set color power 4 drkgreen)
(set color power 5 drkblue)
(set_color power 6 red )
(set color power 7 magenta)
(set_color power 8 lgtmgnta )
(set color power 9 drkred)
(set_color power 10 violet )
(set color power 11 coral)
(set color power 12 drkgreen)
(set_color power 13 drkblue)
(set color power 14 red)
(set_color power 15 magenta)
```

)

Design Language Syntax

Signal and power layer numbers are determined by the order in which they are defined in the design file. For example:

Layer	Color	Layer Number
s1	red	1 (signal)
s2	drkblue	2 (signal)
p1	drkgreen	1 (power)
s3	drkred	3 (signal)
s4	coral	4 (signal)
p2	violet	2 (power)
s5	violet	5 (signal)
s6	blue	6 (signal)

If the number of power or signal layers exceeds 15, the color is determined by the formula:

```
<color_number> = <layer_number> mod 15 + 1
```

SMD pins use the color of the layer (top or bottom) on which they are mounted.

The bottom signal layer is always the signal 15 color.

#### <column>

<column>::= <positive\_integer>

#### <command>

<command>::=

Any command.

#### <command\_group>

<command\_group>::=

<command> [{<continuation character> <command>}]

Design Language Syntax

The **comp\_order** keyword orders nets or classes of nets, by using only component reference designators, when exact pin numbers are not known. For example

```
(net sig1 (comp_order U1 U2 U3))
```

The placer finds the shortest connection from U1 to U2 and from U2 to U3. If more than one pin from a component is used in the net, they are joined by using the shortest path. For example, the result could be U1-12 to U1-15, to U2-3 to U2-5 to U2-7, and U2-7 to U3-8.

The *<placement\_id>* can contain wildcards to specify one or more component reference designators. The placer finds all components that match the wildcard pattern, but ignores the components that do not have pins on the specified nets.

See also *<topology descriptor>*.

Design Language Syntax

If you add or change the cphysical\_property\_descriptor> or <electrical\_value\_descriptor> during a session, the session file or the placement file reflects the change. If you add or change the cproperty\_value\_descriptor>, the session or placement file does not reflect the change.

```
<component_status_descriptor>
<component_status_descriptor>::= (status [added | deleted | substituted])
```

This option appears in session file placement references and in the placement descriptor> created by the write placement command. The added status means the component is not specified in the design file and was added during the session. The deleted status means the component is specified in the design file, but was deleted during the session. The substituted status means the component is specified in the design file and the component's image was substituted during the session.

Symbol	Conductance Unit
kg	kilomho
g	mho
mg	millimho

Design Language Syntax

The default conductance unit symbol is **kg** with a positive integer of 1000. (mho is reciprocal ohm)

The **conductor** keyword defines wires embedded within an image. A **route** type conductor cannot be altered, although the router can complete a connection to this conductor type. The default **type** is **route**.

```
<conductor_via_descriptor>
  <conductor_via_descriptor>::=
  (via
        <padstack_id> {<vertex>}
        [(attr fanout)]
        [(type route)]
    )
```

The **via** keyword defines vias embedded within an image. A **route** type conductor cannot be altered, although the router can complete a connection to this conductor type.

The default **type** is **route**. Conductors and vias are written to a routes or wires file only if **routes\_include** is set to **image\_conductor** (see <u>parser\_descriptor></u> for details).

For example:

Design Language Syntax

```
<conflict_descriptor>
    <conflict_descriptor>::=
    ([cross | near] < layer_id > {< vertex>})
<conflict_file_descriptor>
    <conflict_file_descriptor>::=
    (conflict <resolution descriptor> {<conflict descriptor>})
<continuation character>
    <continuation character>::=[; | \n]
<control descriptor>
    <control_descriptor>::=
    (control
      [<via at smd descriptor>]
      <off grid descriptor>
      [<route to fanout only descriptor>]
      <force to terminal point descriptor>
      <same_net_checking_descriptor>
      [<checking trim descriptor>]
      [<noise calculation descriptor>]
      <noise_accumulation_descriptor>
      [(include pins in crosstalk [on | off])]
      [(bbv_ctr2ctr [on | off])]
      [(average_pair_length [on | off])]
      [(crosstalk model [cct1 | cct1a])]
      [(roundoff_rotation [on | off])]
      [(microvia [on | off])]
      [(reroute_order_viols [on | off])]
   )
```

When **include\_pins\_in\_crosstalk** is **on**, pin shapes are included in the measurements for calculations that use parallel and tandem noise rules. The default is **off**.

When **bbv\_ctr2ctr** is **on**, the minimum distance (gap) allowed between buried vias is measured from via center to via center. The default is **off**, meaning gap is measured from via edge to via edge. See also **buried\_via\_gap** in <u><clearance\_type></u>.

Design Language Syntax

When **average\_pair\_length** is **on**, rule checking that involves wire length uses the average length of the wires in a pair. When **average\_pair\_length** is **off**, the rule checker uses the actual length of each wire. The default is **on**.

The **cct1** crosstalk model uses parallel and tandem noise rules to control routing and report cumulative noise violations on routed nets. The **cct1a** crosstalk model takes into account saturation noise rules. The default is **cct1**.

The **roundoff\_rotation** control prevents design rule checking discrepancies with Allegro or other layout systems that roundoff rotation calculations. When **on**, pad rotation values are rounded off. When **off**, pad rotation values are truncated. The default is **off**.

When **microvia** is **on**, features licensed under the RouteMVIA license are enabled. See the **set microvia** command in the online help for a list of features.

When **reroute\_order\_viols** is **on**, the autorouter reroutes connections with order violations. When **off** (the default), connections with order violations can exist at the end of routing passes. You can report and highlight order violations.

Design Language Syntax

<current\_resolution\_descriptor>

```
<current_resolution_descriptor>::=
(current_resolution [amp | mamp] <positive_integer>)
```

The symbol mamp means milliampere. The default unit of current is **mamp** with a *<positive\_integer>* equal to 1000.

```
<daisy_type>
  <daisy_type>::=
  (type [mid_driven | balanced])
```

Use **type** to specify **mid\_driven** or **balanced** daisy chain routing, rather than simple daisy chain routing. See <<u>order type></u> for a description of simple daisy chain routing.

The *<daisy\_type>* keywords are described in the following table.

Keyword	Description
mid_driven	Applies to any net that has exactly two terminator pins and one or more source pins. The tool first chains all source pins together and then attaches each terminator pin to its nearest load pin. The load pins are connected to the next nearest load or source pin. This progression continues until all loads are chained together back to a source pin. If the net does not contain exactly two terminator pins and one or more source pins, the net is ordered as a simple daisy chain.
balanced	Applies to nets that have one or more source pins and two or more terminator pins. Loads are evenly distributed between the source and terminator pins. If the net does not contain two or more terminator pins and one or more source pins, the net is ordered as a simple daisy chain.

Design Language Syntax

```
<degree>
   <degree>::= <positive_integer>
The range of values for <degree> is 0 - 360.
<delay_descriptor>
   <delay descriptor>::=
   ([max_delay | min_delay] < delay_value>)
<delay_value>
   <delay_value>::= <real>
<design_descriptor>
    <design_descriptor>::=
   (pcb <pcb_id>
      content
      [<capacitance resolution descriptor>]
      <conductance resolution descriptor>
      [<current resolution descriptor>]
      [<inductance resolution descriptor>]
      <resistance resolution descriptor>
      [<resolution descriptor>]
      [<time resolution descriptor>]
      <voltage resolution descriptor>
      <unit_descriptor>
      |<structure descriptor> | <file descriptor>|
      |<placement descriptor> | <file descriptor>|
      [library_descriptor> | <file_descriptor>]
      [<floor plan descriptor>]
      [<part library descriptor> | <file descriptor>]
      [<network descriptor> | <file descriptor>]
      <wiring descriptor>
      [<color_descriptor>]
   )
```

Design Language Syntax

#### <diameter>

```
<diameter>::=
<positive_dimension>
```

#### <digit>

```
<digit>::=
[0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9]
```

#### <dimension>

```
<dimension>::= <number>
```

Dimension implies a length value associated with a <<u>dimension unit></u> such as **mm** or **inch**.

```
<dimension_unit>
  <dimension_unit>::=
  [inch | mil | cm | mm | um]
```

```
<direction_type>
```

```
<direction_type>::=
[horizontal | vertical | orthogonal | positive_diagonal |
negative_diagonal | diagonal | off]
```

The *<direction\_type>* keywords are described in the following table.

Keyword	Description
horizontal	Routing is free (cost = 0) in the horizontal direction.
vertical	Routing is free (cost = 0) in the vertical direction.
orthogonal	Routing is free (cost = 0) in both horizontal and vertical directions.

Design Language Syntax

Keyword	Description
positive_diagonal	Routing is free (cost = 0) in the positive diagonal direction, which is from bottom left-to-top right and top right-to-bottom left.
negative_diagonal	Routing is free (cost = 0) in the negative diagonal direction, which is from bottom right-to-top left and top left-to-bottom right.
diagonal	Routing is free (cost = 0) in both positive and negative diagonal directions.
off	The layer is not available for routing.

```
<directory_descriptor>::=
  (directory {<directory path name>})

<directory_path_name>
  <directory_path_name>::= <id>
```

<directory\_descriptor>

```
<effective_via_length_descriptor>
  <effective_via_length_descriptor>::=
    (effective_via_length [<positive_dimension> | -1])
```

For each via in a connection, the **effective\_via\_length** value adds to the wire length to determine the total effective length of the connection.

If continuer of the continuer

When effective\_via\_length value is -1, the rule is unspecified.

```
<electrical_value_descriptor>
<electrical_value_descriptor>::= (value <string>)
```

Design Language Syntax

```
<end_index>
     <end_index>::= <positive_integer>

<exclude_descriptor>
     <exclude_descriptor>::=
     (exclude
        [{[<component_id> | <cluster_id>]} | remain] [(type [hard | soft])]
     )
```

The <exclude\_descriptor> excludes components from a room. The **remain** keyword can be used to specify all remaining components. The **type hard** keywords specify that no part of the excluded components can occupy the room. The **type soft** keywords specify that a portion of the excluded components can occupy the room.

See also <<u>room rule descriptor</u>>.

```
<expression>
  <expression>::=
  [<numeric expression> | <string expression>]

<extra_image_directory_descriptor>
  <extra_image_directory_descriptor>::=
  (extra_image_directory <directory_path_name>)
```

This directory lets you add image files for new images during a session. The files must be named <image\_id>.i. Specifying the <image\_id> in a command that defines a new component or assigns a component to a different image reads the image file from this directory.

Design Language Syntax

The <family spacing descriptor> rule applies between images in the family identified by the first <family\_id> and images in one or more of the other families. You can repeat the first <family\_id> to apply the spacing rule between images in the same family. If an image belongs to more than one family, the rule applied is the largest family\_family spacing rule specified for any of the families.

```
<family_family_spacing_descriptor>
  <family_family_spacing_descriptor>::=
  (family_family_spacing
     [<positive_dimension> | -1]
     [(type [pad_pad | pad_body | body_body])]
     [(side [front | back | both])])
```

The **family\_family\_spacing** rule applies minimum edge-to-edge spacing values between image pad edges and body edges (pad-to-pad, pad-to-body, or body-to-body). When **type** is not specified, the spacing rule is applied to all types. The default **side** is **both**.

An **image\_image\_spacing** rule has higher precedence than a **family\_family\_spacing** rule. For the order of placement rule precedence, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

The default rule is -1, which means the family\_family\_spacing rule is undefined.

```
<family_id>
<family_id>::= <id>
<family_property>
<family_property>::=
(family {<family_id>})

<file_descriptor>
<file_descriptor>::=
(file <file path name>)
```

The <file\_descriptor> construct can be substituted in <design\_descriptor> for any of the constructs listed in this chapter. The <file\_descriptor> points to a file whose contents are immediately processed. This file must contain the entire syntax for the construct replaced.

Design Language Syntax

For example, a sample PCB could be defined as

```
(pcb sample
  (file gpcb/sample/structure)
  (file gpcb/sample/placement)
  (file gpcb/sample/library)
  (file gpcb/sample/network)
)
```

The gpcb/sample/structure file must contain all the rule, via, grid, boundary, and layer definitions. This technique allows you to create reusable libraries for printed circuit board technologies and for component definitions.

The **mirror\_first** flip style flips and mirrors the component, and then rotates it. The **rotate\_first** flip style applies rotation before the component is flipped to the opposite surface.

The default **flip\_style** is **mirror\_first**, but the preferred **flip\_style** is **rotate\_first**. Although **rotate\_first** is used for new design files, **mirror\_first** is maintained as the default for compatibility with design files from previous versions.

See also <place control descriptor>.

Design Language Syntax

```
<floor_plan_descriptor>
    <floor_plan_descriptor>::=
    (floor plan
      [<unit_descriptor>]
      [<resolution descriptor>]
      [{<cluster descriptor>}]
      [{<room_descriptor>}]
See also <<u>design_descriptor</u>>.
<float>
    <float>::=
A C-language floating-point number.
<force_to_terminal_point_descriptor>
    <force_to_terminal_point_descriptor>::=
    (force_to_terminal_point [on| off])
The default force to terminal point is off, which means the router can connect to a point
on any side of a polygonal pad shape. If force_to_terminal_point is on, the router must
wire to the origin of the pad.
<fraction>
```

<fraction>::=

<positive\_integer> / <positive\_integer>

Design Language Syntax

Fromto **type** options are described as follows:

Option	Description
fix	A fromto that cannot be routed.
normal	A fromto that is unrestricted.
soft	A fromto that is defined for length or delay measurements only. It does not define the net topology.

The default **type** is **normal**. The **type soft** fromto does not define the pin order on a net. To explicitly order the fromtos on a net, include that definition as well as the soft definition.

Use the **net** keyword for a fromto that is part of a group and contains two virtual pins.

The *<gate\_pin\_id>* is the logical name of a pin in a gate.

See also <part pin descriptor>.

Design Language Syntax

```
<gate_pin_swap_code>
<gate_pin_swap_code>::= <integer>
```

Pins that belong to the same subgate, or to the same gate if the gate contains no subgates, and that have the same < gate\_pin\_swap\_code> are swappable. A < gate\_pin\_swap\_code> of 0 means the pin is not swappable.

See also <part pin descriptor>.

```
<gate_swap_code>
<gate_swap_code>::= <integer>
```

Gates that have the same < gate\_swap\_code > are swappable. A < gate\_swap\_code > of 0 means that the gate is not swappable.

See also <part pin descriptor>.

```
<grid_descriptor>
```

```
<grid_descriptor>::=
[(grid via <positive_dimension> [<via_id>]
        [(direction [x | y])] [(offset <positive_dimension>)]) |
(grid wire <positive_dimension> [<layer_name>]
        [(direction [x | y])] [(offset <positive_dimension>)]) |
(grid via_keepout <positive_dimension>
        [(direction [x | y])] [(offset <positive_dimension>)]) |
(grid place <positive_dimension>
        [(image_type [smd | pin])]) |
(grid snap <positive_dimension>
        [(direction [x | y])] [(offset <positive_dimension>)])
]
```

The statement (grid via 0.020) defines a via grid of 0.020 for all vias. Grids can also be assigned to specific vias. For example, (grid via 0.025 V25) defines a 0.025 grid for via V25.

The statement (grid wire 0.007) defines a wire grid of 0.007 for all layers. Wire grids can also be assigned to specific layers. For example, the statement (grid wire 0.005 L1) defines a 0.005 routing grid on layer L1.

The **grid via\_keepout** keyword identifies grid positions that the router can't use. The following example specifies that the router can place vias on 0.025, 0.050, and 0.075 centers but cannot place vias on .100 centers.

Design Language Syntax

```
(grid via 0.025)
(grid via keepout .100)
```

The **grid place** keyword defines a single placement grid for all components, or separate placement grids for SMD components and through-pin components.

The **grid snap** keyword defines grid points that the pointer snaps to during interactive modes.

The via, wire, via keepout, and placement grids have precedence over snap grids.

The **direction** and **offset** options apply to via, wire, via keepout, and snap grids. If a **direction** option is not specified, the grid spacing value and offset value (if given) apply equally in the x and y directions. If a **direction** option is specified, the grid spacing value and offset value (if given) only apply to the specified direction. To specify nonuniform grids or offsets in the x and y directions, you must use two **grid via**, **grid wire**, **grid via\_keepout**, or **grid snap** option expressions.

```
<group_descriptor>
    <group_descriptor>::=
    (group < group_id>
      {<fromto descriptor>}
      <circuit descriptor>
      [<rule descriptor>]
      [{< layer rule descriptor>}]
   )
<group_id>
    <group_id>::= <id>
<group set descriptor>
    <group_set_descriptor>::=
    (group_set < group_set_id > {[< group_id > |
    <composite name list>]}
      [<circuit_descriptor>]
      [<rule descriptor>]
      [{< layer rule descriptor>}]
   )
```

Design Language Syntax

The *<history descriptor>* is included in a session file to provide a list of all session files created for a design. The **history** block always includes a *<self descriptor>* that identifies the current session file. Each *<ancestor\_file\_descriptor>* identifies a previous session file.

```
< id >
    <id>::= [<character> | <character> <id>]
<image_descriptor>
    <image_descriptor>::=
    (image <image id>
      [(side [front | back | both])]
      [<unit descriptor>]
      [<outline descriptor>]
      {(pin <padstack_id> [(rotate <<u>rotation></u>)]
         |<reference descriptor> | <pin array descriptor> |
         [<user property descriptor>])}
      [{<conductor shape descriptor>}]
      [{<conductor_via_descriptor>}]
      [<rule descriptor>]
      [<place rule descriptor>]
      [{<keepout_descriptor>}]
    <image property descriptor>
```

The *<outline\_descriptor>* is the true outline of a component. The accuracy of the image outline specification in the design file is important to assure correct intercomponent spacing. The outline must be defined from the top view of the design.

If the image outline does not encompass all pins on the image, the outline expands to cover the pins. If an image outline is not defined in the design file, the tool generates a bounding box that includes all pins or pads of the component.

Design Language Syntax

One library part can have two images linked, where one image is used when the component is placed on the front (primary side) of the design, and the other image is used when the component is placed on the back (secondary side) of the PCB. If **side** is **both** or not specified, front and back instances use the same image definition. Each image can have different padstacks associated with it, but this is not necessary. The images must be defined from the top view.

See also <a href="mailto:see"><a href="mailto:see">see</a><a href="mailto:see"><a href="mailto:see">see</a><a href="mailto:see">

#### Example:

```
(placement
:
:
(component IU1
(place U1 0 0 front 0)
(place U1 0 0 back 0)
)
:
:
:
:
(image IU1
(side front)
(pin p25x25 layer_1 0.0000 0.1500)
(pin p25x75 layer_1 0.0000 -0.1500)
)
(image IU1
(side back)
(pin p25x75 layer_1 0.0000 0.2000)
(pin p25x75 layer_1 0.0000 -0.2000)
)
(pin p25x75 layer_1 0.0000 -0.2000)
)
:
:
:
)
```

The geometric features of front and back instances of U1 are different because the geometric definition of image IU1 is different for the front and back sides.

Design Language Syntax

The **image\_image\_spacing** rule applies minimum edge-to-edge spacing values between image pad edges and body edges (pad-to-pad, pad-to-body, body-to-body). When **type** is not specified, the spacing rule applies to all types. The default **side** is **both**.

An **image\_image\_spacing** rule has higher precedence than any other spacing rule. For the order of placement rule precedence, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

The default rule is -1, which means the image\_image\_spacing rule is undefined.

Design Language Syntax

If you add or change the *<physical\_property\_descriptor>* or *<family\_property>* during a session, the session or placement file includes these changes. If you add or change the *cproperty\_value\_descriptor>*, the session or placement file does not include these changes.

The <include\_descriptor> includes components from a room. The **remain** keyword can be used to specify all remaining components. The **type hard** keywords specify that no part of the included components can occupy the room. The **type soft** keywords specify that a portion of the included components can occupy the room.

See also <room rule descriptor>.

Symbol	Inductance			
	Unit			
mhenry	millihenry			
uhenry	microhenry			
nhenry	nanohenry			

The default inductance unit is **nhenry** with a positive integer of 1000.

Design Language Syntax

```
<index_step>
<index_step>::= <positive_integer>
<integer>
<integer>::=
[<sign>] <positive_integer>
<interlayer_clearance_descriptor>
<interlayer_clearance_descriptor>::=
(inter_layer_clearance_descriptor>::=
(inter_layer_clearance <positive_dimension>
[(type {<object_type> <object_type>})]
[(layer_pair <layer_id> <layer_id>)]
[(layer_depth <integer>)]
)
```

The **layer\_pair** option specifies two layers between which the clearance rule applies. Clearance rules between layer pairs are followed even if the pair is separated by a power layer.

The **layer\_depth** option specifies the number of layers above and below the current layer over which the clearance rule applies. An adjacent layer separated by a power layer is not considered even if it falls in the layer range controlled by the **layer\_depth** value.

The **layer\_pair** option is applicable only at the pcb (global) level of the rule hierarchy. The **layer\_depth** option is applicable only at the class\_class level of the rule hierarchy.

```
<jumper_descriptor>
    <jumper_descriptor>::=
    (jumper (length <positive_dimension>)
        [(use_via <padstack_id>)]
        [(height <max_height>)]
    )
```

The **length** value defines the fixed jumper length used when jumper vias are added on the jumper layer. The jumper attribute attaches to jumper vias and wires on the jumper layer. The jumper vias, wires, and attributes are included in the wires and routes files.

The autorouter chooses vias for jumpers from the via padstack list unless a particular via padstack name is specified in the **use\_via** option.

Design Language Syntax

The autorouter can rotate nonsymmetrical jumper vias when the **set rotate\_jumper\_via** command is **on**. See the online help for more information.

The **height** option allows jumpers under components whose height is greater than <max\_height>. Jumpers are not allowed under components whose height is equal to or less than <max\_height>. When **height** is not specified, jumpers are also not allowed under components. The autorouter uses the actual component outline as a jumper keepout on the jumper layer. These are visible when the jumper layer is defined.

For more information about jumper layers, see also < layer type>.

```
<junction_type_descriptor>
<junction_type_descriptor>::=
  (junction_type [term_only | all | supply_only])
```

The **junction\_type** determines where tjunctions can occur.

The **term\_only** option permits tjunctions only at pins, SMD pads, and vias. The **all** option permits tjunctions at pins, SMD pads, vias, and wires. The **supply\_only** option does not permit tjunctions. This means that power nets and signal nets are routed directly from pin to source terminal. If **junction\_type** is not specified, it defaults to **all**.

The **junction\_type** also controls the type of connection that can be used for virtual pins. If **term\_only** is set, virtual pins use only vias. If **all** is set, virtual pins use vias or wire tjunctions. See also <<u>virtual pin descriptor</u>>.

All shapes defined by < keepout\_descriptor > are treated as area object types.

Design Language Syntax

The <id> is used only in the session file to record a defined keepout area. If you do not assign an <id> when you define the keepout, the tool assigns one. Keepout areas defined in an <image\_descriptor> can't be changed.

The **sequence\_number** option provides the sequence number of a modified keepout that was defined in the structure section and is written in the structure section of the session file.

The rules that you can specify depend on the keepout type.


- A <<u>clearance descriptor></u> can be specified with keepout, via\_keepout, wire\_keepout, bend\_keepout, or elongate\_keepout. The clearance type must be area\_pin, area\_smd, area\_wire, or area\_via.
- A <<u>spacing descriptor></u> can be specified with **keepout** or **place\_keepout**. The spacing type must be **area**.

The following figure illustrates an unrouted design without keepouts, and the separate layers after keepouts are defined. A keepout is positioned on each signal layer. The keepout definitions are specified as

(keepout (rect s2 0.560 0.909 1.739 0.589)) (keepout (rect s1 0.992 1.477 1.319 0.170))

Design Language Syntax

#### A Sample Design With and Without Keepouts



<keepout\_sequence\_number>

<keepout\_sequence\_number>::= <positive\_integer>

This integer indicates the sequence number of a keepout added, modified, or deleted during the session.

Design Language Syntax

```
<layer_descriptor>
  <layer_descriptor>::=
  (layer <layer_name>
        (type <layer_type>)
        [<user_property_descriptor>]
        [(direction <direction type>)]
        [<rule_descriptor>]
        [(cost <cost_descriptor> [(type [length | way])])]
        [(use_net {<net_id>})]
        )
```

Normally, layer cost is free.

Layers are ordered by their relative positions in the structure data. The first layer is the top physical layer and the last layer is the bottom physical layer.

The maximum number of signal and power layers is 255.

Design Language Syntax

The following example shows how layer noise weight is specified in a design file:

```
(layer_noise_weight
  (layer_pair L1 L1 1.000)
  (layer_pair L1 L2 1.000)
  (layer_pair L2 L2 .900)
  (layer_pair L4 L4 .870)
  (layer_pair L4 L5 .880)
  (layer_pair L5 L5 .870)
  .
  .
  .
)
```

This syntax example can be illustrated by the layer noise weight matrix in the following table. Shaded boxes represent power layers.

	L1	L2	L3	L4	L5	L6	L7	L8
L1	1.000	1.000		0.000	0.000		0.000	0.000
L2	1.000	.900		0.000	0.000		0.000	0.000
L3								
L4	0.000	0.000		.870	.880		0.000	0.000
L5	0.000	0.000		.880	.870		0.000	0.000
L6								
L7	0.000	0.000		0.000	0.000		1.000	1.000
L8	0.000	0.000		0.000	0.000		1.000	1.000

When **layer\_noise\_weight** is supplied in a design file, it must appear in the structure section.

A **layer\_noise\_weight** matrix can also be specified in a do file by using the **define** command. Layer pairs not assigned a **layer\_noise\_weight** value have a default value of 1.0. If layers are separated by a power layer, the default **layer\_noise\_weight** value is 0.

Design Language Syntax

Net sig9 has a net\_layer width rule of 0.01 on layers S1 and S4, and a net layer width rule of 0.015 on layers S2 and S3. For the order of routing rule precedence, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

```
<layer_type>
  <layer_type>::=
  [signal | power | mixed | jumper]
```

Design Language Syntax


The following table defines the layer types.

Types	Description
signal	Layers used to route wires. Wires are made up of sets of overlapping filled shapes. The shapes can consist of pins, vias, wire segments, and wiring polygons. Wire segments can connect to polygons, which act as blockages for the routing of other nets.
power	A layer that supplies voltage or ground. Connections to power layers can be made by through-pins or vias. The router observes clearance rules for all shapes on power layers. Power planes can be either continuous or split.
mixed	Mixed layers provide a combination of signal and power layer features. Routing of short signal wires at a very high cost is allowed on mixed layers.
jumper	Jumper layers are used to define jumper connections that are installed during the PCB assembly process. Jumper layers must be defined as the top-most or bottom-most layer of a design. The cost to use the jumper layer is greater than the cost to use a wire on a signal layer. Wrongway connections are forbidden on the jumper layer unless orthogonal is specified in the <direction_type> descriptor. See also <jumper_descriptor>.</jumper_descriptor></direction_type>


Continuous power layers are the most common. The entire layer is dedicated to a single voltage or ground net. Split power layers are defined by non-overlapping polygons. Each polygon represents a different power net, as shown in the following figures.

# SPECCTRA® Design Language Reference Design Language Syntax

## **Polygons Represent Different Power Nets**



#### Illustration of Mixed Layer with a Wired Connection



Design Language Syntax

```
<layer_weight>
</ar>
```

The < layer\_weight> value is a factor that adjusts parallel and tandem noise calculations by layer. For example, noise coupling between wires on outer layers can be different from the coupling that occurs when the same nets are routed on an inner layer.

```
<length_amplitude_descriptor>
     <length_amplitude_descriptor>::=
     (length_amplitude <max_amp> [<min_amp>])
```

The length amplitude rule controls the maximum and optional minimum peak-to-peak excursion from a straight wire path when the autorouter uses an accordion pattern to lengthen a wire.

The <max\_length> value must be specified before the <min\_length> value. A value of -1 means the maximum length is undefined. If you don't want to control minimum length, either specify -1 or omit the value. If only <min\_length> is specified, set <max\_length> to -1. For example:

```
(net sig1 QR2 (circuit (length -1 23)))...
```

If the <max\_length> value is less than the <min\_length> value, the <max\_length> value is ignored.

You can specify maximum and minimum lengths as dimensional values or as ratios of routed length to Manhattan length. The **type** rule controls whether the length values are actual dimensions or ratios. Length values are actual if **type** is not specified. For example

```
(net XYZ (circuit (length 1500 500)))
is the same as
(net XYZ (circuit (length 1500 500 (type actual))))
```

Design Language Syntax

The following example sets length rules as a ratio of maximum and minimum Manhattan length:

```
(net XYZ (circuit (length 1.5 1.1 (type ratio))))
```

A maximum length rule of 1.5 times the Manhattan distance is set, and a minimum length rule of 1.1 times the Manhattan distance is set.

See also the circuit command in the online help.

```
<length_factor_descriptor>
  <length_factor_descriptor>::=
   (length_factor )
```

The **length\_factor** adjusts calculated wire lengths to account for the distance between layers or for layer characteristics. A **length\_factor** is usually used in controlled-impedance applications that impose different length constraints on different layers.

```
<length_gap_descriptor>
  <length_gap_descriptor>::=
   (length_gap <positive_dimension>)
```

The **length\_gap** rule controls the minimum gap between wire segments when accordion or trombone patterns are used to increase wire length. A value equal to three times the wire width is used, if **length\_gap** is set to a value less than three times the wire width or is not specified.

```
<letter>
<letter>::=
```

Any letter in the English alphabet.

Design Language Syntax

```
library_descriptor>

library_descriptor>::=
(library

[<unit_descriptor>]
{<image_descriptor>}
[{<jumper_descriptor>}]
{<padstack_descriptor>}
{<via_array_template_descriptor>}
[<directory_descriptor>]
[<extra_image_directory_descriptor>]
[{<family_family_descriptor>}]
[{<image_image_descriptor>}]
)
```

When a directory descriptor or extra image directory descriptor is used in place of image descriptors or padstack descriptors, the system expects one or more files in that directory with <image\_id>.i or <padstack\_id>.i filenames.

The bend limit applies to fromtos of nets or classes. When you apply a limit value of **-1**, the rule is set to the unspecified state.

```
crossing_descriptor>

(limit_crossing_descriptor>::=
      (limit_crossing [<positive_integer> | -1])
```

The crossing limit applies to fromtos of nets or classes. When you apply a limit value of **-1**, the rule is set to the unspecified state.

Design Language Syntax

```
limit_vias_descriptor>

(limit_vias_descriptor>::=
(limit_vias [<positive_integer> | -1])
```

The via limit applies to fromtos of nets or classes. When a limit value of **-1** is applied, the rule is set to the unspecified state.

See also <max total vias descriptor>.

```
limit_way_descriptor>

(limit_way [<positive_dimension> | -1])
```

The way limit applies to fromtos of nets or classes. When a limit value of **-1** is applied, the rule is set to the unspecified state.

See also <a href="mailto:see"><a href="mailto:see">see<a href="mailto:se

See also <part library descriptor>.

Design Language Syntax

```
<match_fromto_delay_descriptor>
  <match_fromto_delay_descriptor>::=
  (match_fromto_delay [off | on]
       [(tolerance <delay_value>)]
  )
```

A match\_fromto\_delay rule applies to only nets, classes of nets, and groups of fromtos.

The **match\_fromto\_length** rule applies to only nets, classes of nets, and groups of fromtos. It forces the autorouter to match the length of all fromtos of each net or group within the specified **tolerance** value. If the actual routed fromto lengths in each net or group differ by more than the **tolerance** value, the condition is a violation.

The **ratio\_tolerance** value is a percentage value that can contain up to two digits after the decimal point. The autorouter calculates a dimensional ratio based on the longest total Manhattan length. For example, if the **ratio\_tolerance** is .20 and the longest total Manhattan length is 1.5 inches, the autorouter calculates a tolerance of 0.3 inches, which is 20% of 1.5 inches.

The default setting for match\_fromto\_length is off.

```
<match_group_delay_descriptor>
<match_group_delay_descriptor>::=
(match_group_delay [off | on]
        [(tolerance <delay value>)]
)
```

A **match\_group\_delay** rule can be applied only to a set of groups. The total routed delay of all groups in the set must match within the specified **tolerance** value. If the total routed delay of a group in the group set differs by more than the **tolerance** value, the condition is a violation. The default **tolerance** value is one inch.

Design Language Syntax

```
<match_group_length_descriptor>
  <match_group_length_descriptor>::=
  (match_group_length [off | on]
       [(tolerance <positive_dimension>) |
            (ratio_tolerance <real>) | null]
       )
```

A **match\_group\_length** rule can be applied only to a set of groups. The total routed length of all groups in the set must match within the specified **tolerance** value. If the total routed length of a group in the group set differs by more than the **tolerance** value, the condition is a violation. The default **tolerance** value is one inch.

The **ratio\_tolerance** value is a percentage value that can contain up to two digits after the decimal point. The autorouter calculates a dimensional ratio based on the longest total Manhattan length. For example, if the **ratio\_tolerance** value is .15 and the group's longest total Manhattan length is 1.8 inches, The autorouter calculates a tolerance of 0.27 inches, which is 15% of 1.8 inches.

```
<match_net_delay_descriptor>
<match_net_delay_descriptor>::=
(match_net_delay [off | on]
  [(tolerance <delay value>)]
)
```

A **match\_net\_delay** rule can be applied only to a class of nets. The routed delay of all nets in the class must match within the specified **tolerance** value. If the routed delays differ by more than the **tolerance** value, the condition is a violation. The default **tolerance** value is one inch.

```
<match_net_length_descriptor>
  <match_net_length_descriptor>::=
  (match_net_length [off | on]
       [(tolerance <positive_dimension>) |
            (ratio_tolerance <real>) | null]
       )
```

The **match\_net\_length** rule can be applied only to a class of nets. The routed length of all nets in the class must match within the specified **tolerance** value. If the routed lengths differ by more than the **tolerance** value, the condition is a violation. The default **tolerance** value is one inch.

Design Language Syntax

The **ratio\_tolerance** value is a percentage value that can contain up to two digits after the decimal point. The autorouter calculates a dimensional ratio based on the longest total Manhattan length. For example, if the **ratio\_tolerance** value is .20 and the net's longest total Manhattan length is 1.5 inches, The autorouter calculates a tolerance of 0.3 inches, which is 20% of 1.5 inches.

```
<max_amp>::= [<positive_dimension> | 0 | -1]
```

If you set maximum amplitude to **0**, the autorouter cannot use an accordion pattern, which can result in more length violations. To reset amplitude to unspecified, use a value of **-1**.

See also < length amplitude descriptor>.

```
<max_height>
<max_height>::=
[<positive_dimension> | -1]
```

A < max\_height > value of -1 sets the maximum height value to unspecified.

See also <<u>room\_rule\_descriptor></u>, <<u>physical\_property\_descriptor></u>, and <<u>jumper\_descriptor></u>.

```
<max_length>
<max_length>::= <positive_dimension>
<max_noise_descriptor>
<max_noise_descriptor>::=
(max_noise [<real> | -1])
```

The **max\_noise** rule controls the maximum noise that can accumulate on a net before a coupled noise violation occurs. This rule can be applied at the pcb, net, and class levels of the rule hierarchy, and is typically expressed in units of millivolts. When the **max\_noise** value for a net is **-1**, the net is not checked for parallel and tandem noise violations.

Design Language Syntax

A **max\_restricted\_layer\_length** rule applies to nets, classes of nets, groups of fromtos, and group sets. It specifies a maximum length limit on certain layers for each fromto in a net, each net in a class, each fromto in a group, and each group in a group set.

The **total** syntax applies only to groups. When used, the sum of the routed fromtos in the group must be within the **max\_restricted\_layer\_length** limit.

If the actual routes are greater in length than the **max\_restricted\_layer\_length** value, the condition is a violation. The **max\_restricted\_layer\_length** must be a positive real value.

When using the max\_restricted\_layer\_length rule, you must assign a length factor (see also <a href="restricted\_layer\_length\_factor\_descriptor">restricted\_layer\_length\_factor\_descriptor</a>). For example, to limit routing on the external layers of a PCB for EMI control, you could do the following. Assign a restricted\_layer\_length\_factor value of 1.0 to the external layers and a value of 0.0 to the internal signal layers, and then limit the routing on the outer layers to the max\_restricted\_layer\_length value.

```
<max_stagger_descriptor>
<max_stagger_descriptor>::=
(max_stagger [<positive_dimension> | -1])
```

The **max\_stagger** rule controls the maximum wire length allowed on a mixed layer. The tolerance for **max\_stagger** is one times the specified length value. For example, if you use a value of 100, the resulting routing length could be 200.

An example that allows routing for short distances on the GND layer is

```
(network
     (net #162
           (rule layer GND (max_stagger 500))
     )
)
```

Design Language Syntax

The **max\_stagger** rule can also control the maximum wire length allowed on certain signal layers. An example that specifies routing all clock signals on int2 and int3, and allows only short distances on int1 and int4 is

The max\_stub rule controls tjunction routing at pads and pins on daisy-chain nets.

If the **max\_stub** value is greater than zero, tjunctions are allowed up to <positive\_dimension> distance from the terminal point, based on which **junction\_type** option is set. If the **max\_stub** value equals zero, no tjunctions are allowed on the nets; pad and pin entry or exit must be unique for each wire. The maximum stub condition is defined from the center of the pad to the center of the tjunction.

```
<max_total_vias_descriptor>
<max_total_vias_descriptor>::=
(max_total_vias [<positive_integer> | -1]
```

The **max\_total\_vias** rule limits the total number of vias in a group of fromtos or on a net. The **max\_total\_vias** rule applies to the entire net or group. A value of **-1** means there is no limit to the number of vias that can be used.

```
<microvia_descriptor>
  <microvia_descriptor>::=
  (via
         (via_size < via width> [< via height>])
         (clear < x clearance> [< y clearance>])
         {(overlap < layer_id> < x overlap> [< y overlap>])}
    )
```

Design Language Syntax

The <microvia\_descriptor> is used with the <<u>via array template descriptor></u> to generate via arrays during routing. (This requires **microvia on** in the <<u>control\_descriptor</u>>.)

The via size dimensions of a single via are <*via\_width>* and <*via\_height>*. If only <*via\_width>* is defined, <*via\_height>* is set to the same value.

The horizontal and vertical edge-to-edge distances between two vias are  $< x\_clearance >$  and  $< y\_clearance >$ , respectively. If only  $< x\_clearance >$  is defined,  $< y\_clearance >$  is set to the same value.

Each routing layer spanned by a via array must have an overlap area that covers the via array area. For each layer identified by < identified by < in the X-dimension and Y-dimension is indicated by < in the X-dimension and Y-dimension is indicated by < in the X-dimension and Y-dimension is indicated by < in the X-dimension and Y-dimension is indicated by < in the X-dimension and Y-dimension is indicated by < in the X-dimension and Y-dimension is indicated by < in the X-dimension are X-dimensional indicated by < in the X-dimension and Y-dimension is indicated by < in the X-dimension are X-dimensional indicated by < in the X-

Via arrays are generated during routing, based on a particular < via\_array\_template\_id> and < microvia\_descriptor>. The number of rows and columns in an array is determined by the available overlap area. The via array must fit in the overlap area defined by the wire widths on the adjacent levels.

#### Example:

```
(via_array_template VIA2
  (via (via_size 20) (clear 6)
        (overlap L2 20) (overlap L3 18)
  )
)
```

```
<min_amp>
```

```
<min amp>::= [<positive dimension> | 0 | -1]
```

When minimum amplitude is set to -1, the autorouter uses the default value, which is the larger of the following

- Three times the wire width
- One wire width plus one wire-to-wire clearance value

See also < length amplitude descriptor>.

Design Language Syntax

Use <mirror\_descriptor> to control the X and Y mirroring of a component when you translate. You can mirror a component with respect to its X axis, its Y axis, or both. A mirrored component cannot be changed by the user in a PCB design.

A mirror image is generated with respect to the origin of the component's image. For example, suppose a component appears in your layout system with pin 1 at the top left corner. If you specify **mirror X** to mirror the component across its X axis, it appears with pin 1 at the bottom left corner after you translate.

If you specify **mirror off**, the component is always displayed as it appears in your layout system. If mirror is not specified, mirroring is not performed, and components are displayed according to the side of the PCB on which they are placed.

```
<name_descriptor>
<name_descriptor>::= <string>
```

The *<string>* is the name of a user-defined property.

Design Language Syntax

```
<net_descriptor>
   <net_descriptor>::=
   (net < net id>
      [(unassigned)]
      [(net_number <integer>)]
      [(pins {<pin reference>}) | (order {<pin reference>})]
      [<component order descriptor>]
      [(type [fix | normal])]
      <user property descriptor>
      [<circuit descriptor>]
      <rule descriptor>
      [{<|ayer rule descriptor>}]
      [<fromto descriptor>]
      [(expose {<pin reference>})]
      [(noexpose {<<u>pin_reference></u>})]
      [(source {<pin reference>})]
      [(load {<pin reference>})]
      [(terminator {<<u>pin_reference></u>})]
      [(supply [power | ground])]
   )
```

The **unassigned** keyword, if used, must follow the <net\_id>. This keyword designates wiring polygons as unassigned (no net assignment). Unassigned wiring polygons are saved in the network\_out section of the routes or session file.

The **net\_number** option is for use only with translators. The router does not use them.

All the pins in a net must be listed by using either the **pins** list or the **order** list. If the **order** list and the <u><fromto descriptor></u> are both used, the pin ordering in the **fromto** list must match the ordering in the **order** list.

The **expose** pin list treats the referenced through-pins as SMD pins. The autorouter routes from the exposed pin to an escape via on an external layer. Routing from the escape via can continue on any signal layer. The following example forces routing from pins U1-1 and U4-5 to escape vias on an external layer.

```
(network (net net1 (pins U1-1 U2-3 U4-5 U5-7) (expose U1-1 U4-5)))
```

The **fanout (pintype signal)** and **fanout (pintype power)** commands generate vias for **expose** type through-hole pins. Pins specified in the **noexpose** list in the design file are not affected by the **fanout** command.

Design Language Syntax

If a <net\_descriptor> includes **source**, **load**, or **terminator** pin lists, it must also include the **reorder daisy** rule. The autorouter routes the net in daisy-chain fashion, combining the source, load, and terminator pins into a single daisy chain with the source pins at one end, the load pins in the middle, and the terminator pins at the other end.

The following example shows a design file entry for a <net\_descriptor> with source, load, and terminator pin lists:

```
(net net1
(pins U1-1 U2-1 U3-1 U4-1)
(source U2-1)
(load U3-1 U4-1)
(rule (reorder daisy))
```

See <<u>component order descriptor</u>> for details about ordering nets using component reference designators.

The <supply\_pin\_descriptor> identifies wire shapes in routes and session files that are used as source terminals. Other shapes assigned to the same net are routed directly to the source terminal. See the <supply pin descriptor> for more details.

```
<net_pair_descriptor>
<net_pair_descriptor>::=
   (nets <net_id> <net_id>
        {[(gap [<positive_dimension> | -1] {[(layer <layer_id>)]})]}
   )
```

Design Language Syntax

Use **nets** to identify the two nets you want included in a pair. Use question marks (?) as wildcards to specify multiple pairs in which the nets have similar names. The wildcards must appear in the same position in each <*net\_id*>. For example, to pair net sig1A with net sig1B and net sig2A with net sig2B, specify

```
(nets sig?A sig?B)
```

Use **gap** to control the minimum distance (<positive\_dimension>) allowed between the two routed wires in the pair. If **gap** is not included in a <net\_pair\_descriptor>, the wire-to-wire clearance rule is used. To reset a specified **gap** to the default wire-to-wire clearance, use -1 for the **gap** value.

You can use the **layer** keyword to apply the **gap** value to only the layer identified in <*layer\_id>*.

This descriptor only appears in a session file and indicates pin changes that were made to the design during the session. The **add\_pins** option lists the pin references for the added pins, and the **delete\_pins** option lists the pin references for the deleted (forgotten) pins.

The <*net\_id*> can be the name of a net not specified in the <<u>network\_descriptor></u> of the design file if you defined the net in the session.

Design Language Syntax

Use the <noise\_accumulation\_descriptor> to control whether total accumulated noise is calculated as the sum of the noise at each interaction between a victim net and the aggressor nets (**linear**) or as the root of the sum of the squares (**RSS**). The default is **linear**.

Either method looks up lengths for each gap specified in the noise table provided by **parallel noise** and **tandem noise** rules.

```
<noise_calculation_descriptor>
  <noise_calculation_descriptor>::=
  (noise_calculation
  [linear_interpolation | stairstep])
```

Accumulated noise calculation uses either stairstep or linear interpolation when looking up noise values from the noise table provided by **parallel\_noise** and **tandem\_noise** rules. The default is **stairstep**.

```
<number>
<number>::=
[<sign>] [<positive_integer> | <real> | <fraction>]

Exponential numbers are not supported.

<numeric_binary_operator>
<numeric_binary_operator>::=
[== |!= | < | > | <= | >= | + | - | * | / | % | && | ||]
```

Design Language Syntax

When more than one operator is used in an expression, rules of precedence determine the order of evaluation. Evaluation of operators at the same precedence level in a single expression is from left to right.

The following table lists the numeric binary operators in descending order of precedence, with the highest precedence operator at the top. Operators that have the same precedence level are grouped together. For example, multiply, divide, and modulo have the same precedence level.

Operator	Function
()	grouping
-	negation
!	logical NOT
* / %	multiply divide modulo
+	add or concatenate subtract
< > <= >=	less than greater than less than or equal to greater than or equal to
== !=	equal to not equal to
&&	logical AND
	logical OR

## <numeric\_expression>

Design Language Syntax

```
<numeric_unary_operator>
```

```
<numeric_unary_operator>::= [- | !]
```

For an explanation of operator precedence, see the <<u>numeric binary operator></u> syntax note.

```
<object_type>
<object_type>::=
[pin | smd | via | wire | area | testpoint]
```

Object types are defined in the following table.

Types	Description
pin	Through-pin shapes or oval pin shapes using a <path_descriptor></path_descriptor>
smd	Surface mount pad shapes
via	Via shapes
wire	Wire shapes using a <path_descriptor></path_descriptor>
area	Keepout, boundary, or wire shapes using a <polygon_descriptor></polygon_descriptor>
testpoint	Through-pins or vias marked as test points because a <b>testpoint</b> rule is in effect for the net containing the pin or via

```
<off_grid_descriptor>
<off_grid_descriptor>::=
(off_grid [on | off])
```

The **off\_grid** option controls whether off grid routing is permitted or prohibited. The default is **on**. When **off\_grid off** is set in the design file, off grid routing is prohibited. You can also use the **cost off\_grid forbidden** command to prohibit off grid routing.

Design Language Syntax

```
<opposite_side_descriptor>
  <opposite_side_descriptor>::=
  (opposite_side [on| off]
       [(type {[large_large | large_small | small_small]})]
  )
```

This rule controls the back-to-back placement of one type of component (large or small) with respect to the same or other type of component. The default is **opposite\_side on**, which means opposite placement is permitted for all types of components. You can also use the **place\_rule** command to control opposite side placement.

```
<order_type>
  <order_type>::=
  [starburst | daisy [<daisy type>]]
```

Use **starburst** when multiple entries and exits on pins are permitted in your design. Use **daisy** to order a net as a simple daisy chain, which permits a single entry and a single exit on each pin in the net and does not allow tjunctions. Use <daisy\_type> to specify mid-driven or balanced daisy chain routing.

The **outline** shape can be a path, polygon, rectangle, or circle. The *<shape\_descriptor>* must be defined from the top view of the image. For example:

```
(outline (rect signal_1 0.0000 0.0000 1.2500 0.3250))
(outline (polygon signal_1 0.0 0.0550 0.0000 0.4100
0.0000 0.4650 0.0550 0.4650 0.4250 0.4250 0.4650
0.0550 0.4650 0.0000 0.4100 0.0000 0.0550 0.0550
0.0000))
```

Design Language Syntax

The < outline\_descriptor > of an image is used to assure optimum component-to-component spacing during placement. The layer of the outline shape is ignored.

See also <image\_descriptor>.

```
<padstack_descriptor>
  <padstack_descriptor>::=
  (padstack <padstack_id>
        [<unit_descriptor>]
        {(shape <shape_descriptor>}
              [<reduced_shape_descriptor>]
              [(connect [on | off])]
               [{<window_descriptor>}]
        ))
        [<attach_descriptor>]
        [(rotate [on | off])]
        [(absolute [on | off])]
        [(rule <clearance_descriptor>)]
        )
}
```

The following table explains the main keyword parameters used in the <padstack\_descriptor>.

Keyword	Description
shape <shape_descriptor></shape_descriptor>	Controls the geometry of the padstack.
connect	Controls connection of a wire to the padstack. The default is <b>on</b> . This control applies only to vias and component through-pins.
rotate	Controls whether a pin padstack rotates when a component is rotated. The default is <b>on</b> . If <b>rotate</b> is turned <b>off</b> , any pin rotation, flipping, or mirroring that results from component placement or rotation that you specify is ignored.

Design Language Syntax

Keyword	Description
absolute	Controls whether the Z-direction stackup of a pin padstack is flipped 180 degrees (Z rotation) when a component is placed on the back side of the PCB. If <b>absolute</b> is <b>on</b> , the padstack is not flipped. By default, <b>absolute</b> is <b>off</b> and pin padstacks are flipped when components are flipped.
rule <clearance_descriptor></clearance_descriptor>	Assigns clearance rules for the padstack.

The padstack origin must be inside at least one shape of the padstack.

The <u><attach\_descriptor></u> controls whether a via padstack can be positioned under an SMD pad. The default is **on**, which allows vias under SMD pads. The **via\_at\_smd** rule must also be turned **on** to place vias under SMD pads (the default **via\_at\_smd** rule is **off**).

The <u><pad via site descriptor></u> controls the location of a via placed under an SMD pad relative to the padstack's origin.

The <a href="reduced shape descriptor">reduced shape descriptor</a> places an optional, smaller shape in a pin padstack. If the autorouter has difficulty in the converge routing phase, this smaller shape can be substituted to increase wiring space. Substitution is permitted on any layer where the padstack is not connected. The presence of a reduced shape in a design file indicates that the layout system supports reduced shapes.

If a padstack includes shapes on signal layers that have one or more intervening power layers, the router can connect through the padstack to the power layers even though padstack shapes are not included on the power layers. By contrast, a padstack must have a shape on a power layer to form a connection on that layer when the power layer is not bounded by two signal layers.

In the following example, a single via is defined by padstack V1\_2 for a four-signal-layer, two-power-layer PCB. Both power layers can be accessed from layers L1 and L2 with this single via.

Design Language Syntax


```
(padstack V1_2
(shape (circle L1 0.2360))
(shape (circle L2 0.2360))
(shape (circle P2 0.3100))
```

Padstack shape versus layer connectivity is shown in the table below.

Layer	Туре	Shape	Connected
L1	signal	yes	yes
P1	power	no	yes
L2	signal	yes	yes
P2	power	yes	yes
L3	signal	no	no
L4	signal	no	no

This relationship can also be illustrated by the following figure.

### Single Via Defined for PCB with Four Signal Layers and Two Power Layers



```
<padstack_id>
<padstack_id>::= <id>
```

Design Language Syntax

```
<pad_via_site_descriptor>
  <pad_via_site_descriptor>::=
  (via_site_<vertex>|off)
```

Use the pad via site rule to place a via under an SMD pad at a specific location such as the edge of an SMD padstack. The <*vertex*> value is a coordinate relative to the padstack origin. To remove the via site data, specify **off**.

```
<pair_descriptor>
  <pair_descriptor>::=
   (pair {[<wire pair descriptor> | <net pair descriptor>]})
```

The <pair\_descriptor> defines differential pairs. Differential pairs are two nets or wires that you want to route side by side with the same topology for each connection.

Use the <net\_pair\_descriptor> to define a pair as two nets and the <wire\_pair\_descriptor> to define a pair as two fromtos (pin-to-pin connections).

Noise coupling between nets is controlled by computing the total noise that impinges on receiving nets from surrounding transmitting nets. Each net in a design can have a different noise weight or transmitting characteristic. A net's noise weight determines how much noise it transmits. Each net can also have a different maximum noise specification or receiving characteristic. The maximum noise specification determines how much noise a net can accumulate or pick up from other nets before a noise violation occurs. See also <a href="max.noise.descriptor">max.noise.descriptor</a>>.

# SPECCTRA® Design Language Reference Design Language Syntax

The following table describes *<parallel\_noise\_descriptor>* keywords.

Keyword	Description
off	Resets a rule to the unspecified state. To change existing parallel noise rules, always use <b>parallel_noise off</b> before specifying new rules.
gap	Is measured edge-to-edge between parallel wires on the same layer. Coupled noise is calculated for parallel wires when the edge-to-edge distance is equal to or less than the specified <b>gap</b> value and the wires are parallel for a distance that exceeds the <b>threshold</b> value. If a wire does not have a <b>max_noise</b> value, no noise is computed for that wire.
threshold	Is the minimum parallel length that is considered when parallel noise violations are computed. When <b>threshold</b> is unspecified, its value defaults to the <b>gap</b> value.
weight	Represents units of noise per unit of length, where the unit of noise is typically volts or millivolts and the unit of length is the current dimensional unit. The <b>weight</b> value corresponds to the noise transmitted by the net over a unit length of wire to surrounding wires. the tool computes the noise coupled from a parallel transmitting wire by multiplying the transmitting wire's parallel length by its <b>weight</b> value. All coupled noise sources are accumulated for each receiving net and the sum is compared against that net's maximum noise specification to determine if a violation exists.


Design Language Syntax

A coupled noise weight and gap curve can be approximated for a net by entering two or more weight and gap rules. For example:

```
unit inch
rule net clk1 (parallel_noise (gap .010) (threshold .050)
  (weight .015))
(parallel_noise (gap .020) (threshold .100)
  (weight .010))
(parallel_noise (gap .036) (threshold .100)
  (weight .005))
```

The following illustration shows the approximation.

#### **Coupled Noise Weight Versus Gap Approximation**



If multiple **parallel\_noise** rules apply to the same net, at different precedence levels, violations are checked only for the highest level rule. For the order of routing rule precedence, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

Design Language Syntax

```
<parallel_segment_descriptor>
```

```
<parallel_segment_descriptor>::=
(parallel_segment
    [off |
         (gap <positive_dimension>)
         (limit <positive_dimension>)]
)
```

Parallelism between wire segments on the same layer is controlled by setting a parallel segment length limit and a minimum wire-to-wire gap.

The following table describes criptor> keywords.

Keyword	Description
off	Resets the rule to the unspecified state. To change existing parallel segment rules, always use <b>parallel_segment off</b> before specifying new rules.
gap	Is measured edge-to-edge between parallel wire segments on the same layer. Parallel segment violations do not occur when <b>gap</b> is greater than the specified value.
limit	Is the maximum parallel length that is allowed before a parallel segment violation occurs. When <b>limit</b> is unspecified or is less than the <b>gap</b> value, the <b>limit</b> value defaults to the <b>gap</b> value.

Power nets are not included in parallel segment rule checking. The following example illustrates how a table of rules can be created by supplying multiple parallel segment rules.

```
(Net clk1 (pins...)
(rule (parallel_segment (gap 11) (limit 500)) (parallel_segment (gap 14) (limit 1200)) (parallel_segment (gap 16) (limit 1800))
)
```

Design Language Syntax

For the two parallel wire segments, violations occur when:

- gap is less than or equal to 11 and the parallel length is greater than 500
- gap is less than or equal to 14 and the parallel length is greater than 1200
- gap is less than 16 and the parallel length is greater than 1800

If multiple **parallel\_segment** rules apply to a wire, at different precedence levels, violations are checked only for the highest level rule. For the order of routing rule precedence, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

The **parser** keyword embeds information about the PCB layout in your design file.

# SPECCTRA® Design Language Reference Design Language Syntax

The following table describes the types of data that can be included in the parser section of the design file.

Keyword	Description
string_quote	Temporarily disables parentheses as delimiters for text strings. A blank space is an absolute delimiter in a design file unless you set
	space_in_quoted_tokens on
	Once you define the <quote_char>, you can use it to include parentheses in <id> strings such as net names, component names, and layer names. You must include a blank space after the closing string quote character.</id></quote_char>
	Within a command, if a name or other <i><id></id></i> string includes a parentheses, enclose the string within string quote characters. For example, if the string quote character is the single quotation mark, you can enter the command
	select net 'DATA_BUS(0)'
	Valid string quote characters are single quotation mark ('), double quotation mark ("), and dollar sign (\$). There is no default string quote character.
space_in_quoted_tokens	Controls the use of blank spaces within quoted strings. By default (off), blank spaces are an absolute delimiter. For example, a blank space indicates the end of the string if its used within a quoted string. When on, blank spaces are permitted within quoted strings. You must use the closing quote to end a string.
host_version	Identifies layout system version.
host_cad	Identifies the layout system.

# SPECCTRA® Design Language Reference Design Language Syntax

Keyword	Description
constant	Generates two constant <id> strings. These character strings pass from the design file to the routes file. The translator uses them to generate constant information in the layout system interface file.</id>
write_resolution	Defines the dimensional units and resolution of the data in the translated design file.
routes_include testpoint	Forces the <b>write routes</b> command to include testpoint records in routes files.
routes_include guides	Forces the <b>write routes</b> command to include guides information automatically in routes files.
routes_include image_conductor	Forces the <b>write routes</b> and <b>write wires</b> commands to include wires and vias embedded within an image in the routes or wires file.
wires_include testpoint	Forces the <b>write wire</b> command to include testpoint records in wires files.
case_sensitive	Controls case-sensitivity for object names. For example, by default (off), the tool recognizes two nets called clk and CLK as a single net. When on, the tool recognizes clk and CLK as separate nets.
via_rotate_first	Controls whether vias rotate or mirror first. For example, by default (on), rotation is done before mirroring. When off, mirroring is done before rotation. The via_rotate_first control prevents data translation discrepancies between Allegro and other layout systems that do mirroring first.

Design Language Syntax

```
<part_library_descriptor>
  <part_library_descriptor>::=
  (part_library
     [{<physical_part_mapping_descriptor>}]
     {<logical_part_mapping_descriptor>}
     [{<logical_part_descriptor>}]
     [<directory_descriptor>]
    )
```

The *<part\_library\_descriptor>* describes the equivalency of gates, subgates, and pins.

- A gate is a set of pins for which net connections can be swapped between components or within a component. A gate consists of all the input and output pins of a functional block.
- A subgate is a set of pins for which net connections can be swapped only within a gate. A subgate usually consists of only a subset of the input pins in a functional block.

You can replace all logical part descriptors with a directory descriptor that identifies a common user library directory. When a directory descriptor is used, the tool expects to find one or more files that contain logical part information.

You can combine one or more logical part descriptors with a directory descriptor in the same part library descriptor. For example:

```
(part_library
(physical_part_mapping MC54HC688 (component U1 U2))
(logical_part_mapping SN54HC688 (physical MC54HC688) (component U3 U4))
(logical_part_mapping SN54HC804 (comp U5 U6 U7))
(logical_part_mapping SN54HC139 (comp U9 U10))
(directory /usr/designer/library)
)
```

The following information explains the example:

- The logic definition for components U1, U2, U3, and U4 is contained in part SN54HC688.
- The logic definition for components U5, U6, and U7 is defined by part SN54HC804.
- MC54HC688 and SN54HC688 are logically equivalent.
- The logic definition for components U9 and U10 is contained in SN54HC139.

A logical part descriptor looks like a table in the design file. Note that pin IDs in the logical part table must be the same as the pin IDs used with the <a href="reference descriptor"><a href="reference descriptor">

Design Language Syntax

The following pages show examples of logical part descriptors for the parts SN54HC688, SN54HC804, and SN54HC139. The *<logical\_part\_id>* is a filename consisting of the name of the part followed by .part. For example, the logical part SN54HC688 has a filename of SN54HC688.part. The SN54HC688.part file contains:

(logical\_part SN54HC688

#Physical #Pin ID	Pin Type	Gate	Gate Swa p	Gate Pins	Gate Pin Swap	Subga te	Subg ate Swa p	Subg ate Pins
(pin 1	3	gate1	1	1	0	sub1	0	1 )
(pin 2	3	gate1	1	2	1	sub2	1	1 )
(pin 3	3	gate1	1	3	1	sub2	1	2)
(pin 4	3	gate1	1	4	2	sub2	1	3)
(pin 5	3	gate1	1	5	2	sub2	1	4 )
(pin 6	3	gate1	1	6	3	sub2	1	5)
(pin 7	3	gate1	1	7	3	sub2	1	6)
(pin 8	3	gate1	1	8	1	sub3	1	1)
(pin 9	3	gate1	1	9	1	sub3	1	2)
(pin 10	2	gate1	1	10	0	sub5	0	1)
(pin 11	3	gate1	1	11	2	sub3	1	3)
(pin 12	3	gate1	1	12	2	sub3	1	4 )
(pin 13	3	gate1	1	13	3	sub3	1	5)
(pin 14	3	gate1	1	14	3	sub3	1	6)
(pin 15	3	gate1	1	15	1	sub4	0	1)
(pin 16	3	gate1	1	16	1	sub4	0	2)
(pin 17	3	gate1	1	17	2	sub4	0	3)
(pin 18	3	gate1	1	18	2	sub4	0	4 )
(pin 19	4	gate1	1	19	0	sub6	0	1 )
(pin 20 )	2	gate1	1	20	0	sub7	0	1)

# SPECCTRA® Design Language Reference Design Language Syntax

The file SN54HC804.part contains:

(logical\_part SN54HC804

#Physical #Pin ID	Pin Type	Gate	Gate Swa p	Gat e Pins	Gate Pin Swap	Subgate	Subg ate Swa p	Subg ate Pins
(pin 1	3	gate1	2	1	1 )			
(pin 2	3	gate1	2	2	1 )			
(pin 3	4	gate1	2	3	0 )			
(pin 4	3	gate2	2	1	1 )			
(pin 5	3	gate2	2	2	1 )			
(pin 6	4	gate2	2	3	0 )			
(pin 7	3	gate3	2	1	1 )			
(pin 8	3	gate3	2	2	1 )			
(pin 9	4	gate3	2	3	0 )			
(pin 10	2	gate7	0	1	0 )			
(pin 11	4	gate4	2	3	0 )			
(pin 12	3	gate4	2	1	1 )			
(pin 13	3	gate4	2	2	1 )			
(pin 14	4	gate5	2	3	0 )			
(pin 15	3	gate5	2	1	1 )			
(pin 16	3	gate5	2	2	1 )			
(pin 17	4	gate6	2	3	0 )			
(pin 18	3	gate6	2	1	1 )			
(pin 19	3	gate6	2	2	1 )			
(pin 20	2	gate8	0	1	0 )			
)								

# SPECCTRA® Design Language Reference Design Language Syntax

The file SN54HC139.part contains:

(logical\_part SN54HC139

#Physical #Pin ID	Pin Type	Gate	Gate Swa p	Gate Pins	Gate Pin Swa p	Subgate	Subg ate Swa p	Subga te Pins
(pin 1	3	gate1	3	1	0	subg1	0	1)
(pin 2	3	gate1	3	2	0	subg1	0	2)
(pin 3	3	gate1	3	3	0	subg1	0	3)
(pin 4	4	gate1	3	4	0	subg1	0	4 )
(pin 1	3	gate1	3	1	0	subg2	0	1 )
(pin 2	3	gate1	3	2	0	subg2	0	2)
(pin 3	3	gate1	3	3	0	subg2	0	3)
(pin 5	4	gate1	3	5	0	subg2	0	4 )
(pin 1	3	gate1	3	1	0	subg3	0	1 )
(pin 2	3	gate1	3	2	0	subg3	0	2)
(pin 3	3	gate1	3	3	0	subg3	0	3 )
(pin 6	4	gate1	3	6	0	subg3	0	4 )
(pin 1	3	gate1	3	1	0	subg4	0	1 )
(pin 2	3	gate1	3	2	0	subg4	0	2)
(pin 3	3	gate1	3	3	0	subg4	0	3)
(pin 7	4	gate1	3	7	0	subg4	0	4 )
(pin 14	3	gate2	3	1	0	subg1	0	1 )
(pin 13	3	gate2	3	2	0	subg1	0	2)
(pin 15	3	gate2	3	3	0	subg1	0	3 )
(pin 12	4	gate2	3	4	0	subg1	0	4 )
(pin 14	3	gate2	3	1	0	subg1	0	1 )
(pin 13	3	gate2	3	2	0	subg2	0	2)
(pin 15	3	gate2	3	3	0	subg2	0	3)

Design Language Syntax

#Physical #Pin ID	Pin Type	Gate	Gate Swa p	Gate Pins	Gate Pin Swa p	Subgate	Subg ate Swa p	Subga te Pins
(pin 11	4	gate2	3	5	0	subg2	0	4 )
(pin 14	3	gate2	3	1	0	subg3	0	1)
(pin 13	3	gate2	3	2	0	subg3	0	2)
(pin 15	3	gate2	3	3	0	subg3	0	3)
(pin 10	4	gate2	3	6	0	subg3	0	4 )
(pin 14	3	gate2	3	1	0	subg4	0	1 )
(pin 13	3	gate2	3	2	0	subg4	0	2)
(pin 15	3	gate2	3	3	0	subg4	0	3)
(pin 9	4	gate2	3	7	0	subg4	0	4 )
(pin 8	2	gate3	0	1	0)			
(pin 16	2	gate4	0	1	0 )			
)								

Note the following equivalency of gates, subgates, and pins shown in the preceding files.

- The gates identified by gate1, gate2, gate3, gate4, gate5, and gate6 of part SN54HC804 are swappable, and the subgates identified by sub2 and sub3 of part SN54HC688 are swappable.
- The gates identified by gate1 on part SN54HC688 and gate1 on part SN54HC804 are not swappable because the <<u>gate swap code</u>> for each is different.
- The pins identified by pin 2 and pin 3 on part SN54HC688 are swappable since they have the same <<u>gate pin swap code</u>>, but pin 3 and pin 4 of part SN54HC688 are not swappable because their swap codes are different. Pin 2 and pin 8 of part SN54HC688 are not swappable because they are in different subgates.
- Part SN54HC139, a dual 2-line to 4-line decoder, is an example of a package with common pins. Physical pins 1, 2, 3, 13, 14, and 15 are common pins. Subgates subg1, subg2, subg3, and subg4 of gate1 and gate2 are not swappable because their outputs must be in order. Gates gate1 and gate2 are swappable.

Design Language Syntax

```
<part_number>
    <part_number>::= <id>
<part pin descriptor>
    <part_pin_descriptor>::=
    (pin <pin_id> <pin_type> <gate_id>
      <gate swap code> <gate_pin_id> <gate pin swap code>
      [<subgate_id> <subgate_swap_code> <subgate_pin_id>]
   )
When a component has a pin that is common to two or more gates, the same <pin_id> is
used with different < gate_id>s to construct the < part_pin_descriptor>.
See also < logical part descriptor>.
<passes>
    <passes>::= <positive_integer>
<path_descriptor>
    <path_descriptor>::=
    (path
      <layer_id>
      <aperture_width> {<vertex>}
      [(aperture type [round | square])]
```

A path is drawn by moving the aperture through all vertexes in straight lines. The **path** keyword is used to define wires, oval pins, and the PCB boundary. The default **aperture\_type** is **round**.

)

```
<pattern_name>
  <pattern_name>::=
  [brickpat | cctpat | checkpat | diaghatchpat | dotpat | empty | gridpat |
    horizdashpat | horizpat | horizwavepat | orthohatchpat | peakpat | plaidpat |
    pluspat | slantleftpat | slantrightpat | tilepat | vertdashpat | vertpat |
    vertwavepat |
    <bit_map_filename>]
```

Design Language Syntax

<bit\_map\_filename>::= user-defined bit map filename with a .bit extension. The filename
without the .bit extension becomes the user-defined pattern name.

```
<pattern_object>
    <pattern object >::=
    [component front | component back | keepouts | pin | poly wire |
    power < layer number > |
    signal < layer number > | viakeepouts | vias |
<pcb_id>
    <pcb id>::= <id>
<permit orient descriptor>
    <permit_orient_descriptor>::=
    (permit_orient
      [-1 |
      {<orientation>} |
      horizontal |
      vertical]
      [(side <<u>place_side></u>)]
   )
```


A **permit\_orient** value of **-1** sets the rule to unspecified. When permit\_orient is not specified, components can be interactively placed at any angle in increments of one degree.

An image is horizontal or vertical based on its footprint. Image footprints are analyzed by examining the rows and columns of pins. A row is a horizontal array of pins that have the identical Y-coordinate. A column is a vertical array of pins that have the identical X-coordinate.

When the number of pins in a row is greater than the number of pins in any column, the image is horizontal. When the number of pins in a column is greater than the number of pins in any row, the image is vertical. If the largest row and the largest column of pins are equal in number, the lengths of the rows and columns of pins are considered to determine whether the image is horizontal or vertical. If the row and column lengths are also equal, the image is neither horizontally nor vertically oriented. The following figure shows examples of horizontal and vertical images.

Design Language Syntax

### **Horizontal and Vertical Images**



See also <place rule descriptor>.

```
<permit_side_descriptor>
      <permit_side_descriptor>::=
      (permit_side <place_side>)
See also <place_rule_descriptor>.
```

```
<physical_part_id>
<physical_part_id>::= <id>
```

See also <physical part mapping descriptor> and <logical part mapping descriptor>.

See also <part library descriptor>.

Design Language Syntax

```
<physical_property_descriptor>
  <physical_property_descriptor>::=
  {[(type {[capacitor | resistor | discrete | small | large]}) |
    (height <max_height>) |
    (power_dissipation <real>)
    ]}
```

By default, the placer treats components with three or fewer pins as **small**, and components with more than three pins as **large**. The **large** and **small** types are mutually exclusive. You can assign **type large** to a component or image with three or fewer pins. You cannot assign **type small** to a component or image with more than three pins.

The **capacitor**, **resistor**, and **discrete** types are mutually exclusive. Assigning one type removes a previously assigned mutually exclusive type. You can assign **type capacitor**, **type resistor**, or **type discrete** to any large or small component or image, but only small capacitors, resistors, or discretes can be specified for processing in automatic placement.

A capacitor is defined as a decoupling (bypass) capacitor. If a component with three pins or fewer that are all connected to power nets has not been assigned **type large**, **type resistor**, or **type discrete**, the placer automatically treats it as **type capacitor**.

The **height** property assigns a maximum height value. The **power\_dissipation** property assigns a maximum power dissipation value. Each value must be either a positive number or a **-1**, which means the property is undefined. Note that each value must be expressed in units consistent with your design (usually milliwatts for power dissipation).

See also <<u>room rule descriptor</u>>.

Design Language Syntax

The following table shows pin type definitions.

<pin\_type>::= <integer>

Pin Type	Definition
0	not specified
1	no internal connection
2	power pin
3	logical input
4	logical output
5	input or output

See also <part pin descriptor>.

Design Language Syntax

```
<pin_width_taper_descriptor>
  <pin_width_taper_descriptor>::=
  (pin_width_taper [up | down | up_down | off]
       [(max_length <positive_dimension>)]
  )
```

The controls the width of the wire segment entering or
exiting a pin. This rule is used to match the connecting segment width to the pin width, when
wire and pin widths differ. (All other segments of the wire obey the width rule that applies to
the wire as a whole.) No width tapering occurs if it leads to any rule violation.

If you want to permit only enlarged widths, choose the **up** option. Widths are not reduced for narrow pins. Similarly, if you want to permit only reduced widths, choose the **down** option. Widths are not enlarged for wide pins. To enable both widening and narrowing of segment widths as needed, choose the **up\_down** option. Choose **off** to disable the **pin\_width\_taper** capability. The default is **down**.

If a pin width is smaller than the minimum wire width, as defined by a pcb or layer width rule, tapering **down** does not occur.

If you want to control the maximum length of a tapered wire segment, use **max\_length**. When the wire segment entering or exiting a pin is greater than the **max\_length** value, only the portion of the segment that matches the specified length is tapered. When the wire segment is less than or equal to the **max\_length** value, or **max\_length** is not specified, the entire segment is tapered.

Length is measured from the edge of the pin to the end point of the wire segment.

```
<place_boundary_descriptor>
  <place_boundary_descriptor>::=
   (place_boundary [{<path_descriptor>} |
        <rectangle_descriptor>])
```

The cplace\_boundary\_descriptor> defines the area of the PCB that permits component
placement. This boundary must be smaller than the signal boundary defined in
cboundary descriptor>. For example

```
(boundary (rect pcb -2000 -2000 2000 2000))
(boundary (rect signal -1900 -2000 1900 2000))
(place_boundary (rect signal -1800 -1800 1800 1800))
```

Design Language Syntax

If <place\_boundary\_descriptor> is not defined, the placer uses the signal boundary as the boundary for component placement.

The <path\_descriptor> must describe a closed boundary. The first vertex of a <path\_descriptor> must match the last vertex of the preceding <path\_descriptor>. If the last vertex of the last <path\_descriptor> does not match the first vertex of the first <path\_descriptor>, the boundary automatically closes.

If you use < rectangle\_descriptor > to define < place\_boundary\_descriptor >, the placer does not consider the boundary to be a filled shape.

The < layer\_id> in < path\_descriptor> or < rectangle\_descriptor> must be the **signal** keyword.

```
<place_control_descriptor>
    <place_control_descriptor>::=
        (place_control [<flip_style_descriptor>])

See also <placement_descriptor>.

<place_object>
          <place_object>::=
                [pin | smd | area]
```

The **pin** place object represents through-pin components, **smd** represents surface mount components, and **area** represents general keepouts and placement keepouts.

See also < spacing type>.

Design Language Syntax

```
<place_side>
    <place_side>::=
   [front | back | both]
<placement_descriptor>
    <placement_descriptor>::=
    (placement
      [<unit descriptor> | <resolution descriptor> | null]
      <place control descriptor>
      {<component instance>}
   )
<placement_id>
    <placement_id>::= <id>
A placement_id> identifies a component reference designator.
<placement_reference>
    <placement_reference>::=
    (place
      <component_id>
      <vertex> <side> <rotation>
      [<mirror descriptor>]
      <component status descriptor>
      [(logical_part < logical_part_id>]
      <place_rule_descriptor>
      [<component property descriptor>]
      [(lock_type {[position | gate | subgate | pin]})]
      [<rule_descriptor>> | <region_descriptor> | null]
      [(PN <part number>)]
```

If *<vertex>* is not specified, the component is placed outside the PCB boundary.

The component status descriptor only appears in the placement descriptor of the session file or placement file.

Design Language Syntax

The logical part descriptor only appears in the placement descriptor of the session file or in the component instance descriptor of the placement file.

The *<plane\_descriptor>* is used to describe split power planes. The *<plane\_descriptor>* must occur after the *<layer\_descriptor>* in the structure section of the design file. For example:

Two planes are defined as polygons on the power layer named p1. Note that the nets assigned to the planes are identical to those specified in the layer statement for layer p1.

Design Language Syntax

A polygon is a closed, filled shape. The polygon outline is drawn by moving the aperture's center point through all vertexes in straight lines. If **aperture\_type** is not specified, it defaults to **round**.

For regions, the *<aperture\_width>* value must be zero.

The **power\_fanout** rule controls the routing order from pins assigned power nets to nearby decoupling capacitors during the fanout operation. The escape wire can connect first to the capacitor (**pin\_cap\_via**) or the escape via (**pin\_via\_cap**).

This rule is applicable at the pcb, class, and net levels of the rule hierarchy. For the order of routing rule precedence, see the Routing Rule Hierarchy section at the beginning of this manual.

```
<prefer_place_side>
  <prefer_place_side>::=
    [front_only | back_only | prefer_front | prefer_back | both]

<prefix>
  <prefix>::= <id>
```

Design Language Syntax

cproperty\_value\_descriptor>

content = conten

The <name\_descriptor> is either a known property or a user-defined property and <value\_descriptor> is the integer, real, or string value of the property. If you add or remove a property, or change a property value during a session, these changes do not record in the session or placement file.

The following table lists known properties for recognized pins. See also <a href="mailto:component property descriptor">component property descriptor</a> and <a href="mailto:amage\_property\_descriptor">criptor</a>.

Known Property Name	Value	Description
exit_direction	<string></string>	The pin exit-direction property controls wire exit directions from individual pins. The exit directions are
		left and right for the x-direction
		top and bottom for the y-direction
		up and down for the z-direction
		The up direction is toward the first or top layer, and the down direction is toward the last or bottom layer.
force_to_terminal_point	on   off	This is a pin property used in a pin statement to control whether a route connects to the terminal point of the pin. The terminal point is usually the center of the shape.

Design Language Syntax

The <qarc\_descriptor> is the construct used to define an arc. It cannot be used in the **pcb** boundary descriptor within the structure section of the design file.

The first <*vertex*> is the starting point of the arc. The second <*vertex*> is the endpoint of the arc. The third <*vertex*> is the center of the arc. The qarc (quarter arc) is drawn between the first and second vertexes. The four types of qarcs are

```
0 - 90 degrees
90 - 180 degrees
180 - 270 degrees
270 - 360 degrees

<real>

<real>::=
[<positive integer>.|
<positive integer>.|
<positive integer>]

<rectangle_descriptor>
<rectangle_descriptor>::=
(rect < layer_id> <vertex> <vertex>)
```

The two vertexes define the opposite corners of a rectangle. They can represent either the lower left and upper right corners or the upper left and lower right corners. If you specify upper left and lower right vertexes, the tool calculates and reports the lower left and upper right corner coordinates.

```
<reduced_shape_descriptor>
<reduced_shape_descriptor>::=
  (reduced <shape descriptor>)
```

Design Language Syntax

The <reduced\_shape\_descriptor> is added to a padstack to indicate an alternate shape, which can substitute for the normal shape. The reduced shape is smaller than the normal shape and is used if there is difficulty in the converge routing phase. The substitution can be made only if a wire does not connect to the normal shape on a particular layer.

The autorouter uses the <*reduced\_shape\_descriptor*> in the **reduce\_padstack** command with the **on** or **auto** option, and displays an information message in the output window. An example padstack is

```
(padstack pin_60
    (shape (circle signal 60))
    (reduced (circle signal 40))
)
```

The autorouter generally uses the first shape (60). The second shape (40) is used for converge routing phase problems.

```
<redundant_wiring_descriptor>
  <redundant_wiring_descriptor>::=
   (allow_redundant_wiring [off | on])
```

The **allow\_redundant\_wiring** rule is applicable only at the pcb, class, and net levels of the rule hierarchy. When this rule is **on** the checker allows redundant wiring on any specified net or nets (not just power nets) during interactive routing. The rule is ignored for nets with daisy ordering. The default is **off**.

The **allow\_redundant\_wiring** rule is used only when Allow Redundant Wiring On Enabled Nets is turned on in the Interactive Routing Setup dialog box.

```
<reference_descriptor>
<reference_descriptor>::=
<pin_id> <vertex>
```

Design Language Syntax

The <region\_descriptor> defines a rectangular or polygon-shaped region and assigns wire width and object-to-object clearance rules to the area within the region. The tool encloses any diagonal side of the region with a rectangular corner. If you do not specify a <region\_id>, the tool assigns one.

If regions overlap, rules assigned to each region apply to the overlap area. Rules at the higher level of the rule hierarchy take precedence over other region rules. If rules at the same level of the hierarchy conflict, the rules assigned to the most recently defined region apply. Only clearance rules can be assigned to the region class-to-class level. For the order of rule precedence, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

Layer definitions must precede any region rules in the design file, as shown in the following example.

Design Language Syntax

The <relative\_delay\_descriptor> specifies delay for a fromto (pin-to-pin connection) relative to a reference fromto in the same group. Other fromtos within the group use **delta** and **tolerance** values to route relative to the reference fromto.

A fromto without a **delta** or **tolerance** is the reference fromto for the group. If **delta** and **tolerance** values are specified for every fromto in a group, the fromto with the longest manhattan length is considered the reference fromto for the group.

If you do not specify a **delta** value, the default value is 0.

If you do not specify a **tolerance** or **ratio\_tolerance** value, the default is **ratio\_tolerance** with a value of 5. **Ratio\_tolerance** is a percentage of the reference fromto plus the **delta** and uses the same units as the **delta**.

#### Examples:

The first example defines a group, then applies the <relative\_delay\_descriptor> to the fromtos in the group.

```
(group group1
   (fromto U6-3 U12-6)
   (fromto (virtual_pin VP5) ( virtual_pin VP9))
   (fromto U7-9 U8-10)
   (circuit (relative_delay on)
        (fromto U6-3 U12-6)
        (fromto (virtual_pin VP5) ( virtual_pin VP9)) (delta -0.5) (tolerance .01)
        (fromto U7-9 U8-10) (delta 0.5) (ratio_tolerance .05)
   )
)
```

Design Language Syntax

The second example applies the <relative\_delay\_descriptor> to the fromto as part of the group definition.

The <relative\_group\_delay\_descriptor> specifies delay for a group relative to a reference group within the same groupset. Fromtos in other groups within the groupset use **delta** and **tolerance** values to route relative to the reference group.

A group without a **delta** or **tolerance** is the reference group for the groupset. If **delta** and **tolerance** values are specified for every group in a groupset, the group with the fromto having the longest manhattan length is considered the reference group for the groupset.

If you do not specify a **delta** value, the default value is 0.

If you do not specify a **tolerance** or **ratio\_tolerance** value, the default is **ratio\_tolerance** with a value of 5. **Ratio\_tolerance** is a percentage of the reference group plus the **delta** and uses the same units as the **delta**.

Design Language Syntax

### Examples:

The first example defines a groupset, then applies the <relative\_group\_delay\_descriptor> to the groups in the groupset.

```
(group_set gpset1group1 group2 group3)
(circuit (relative_group_delay on)
  (group group1)
  (group group2 (delta -0.5) (tolerance .05))
  (group group3 (delta 0.5) (ratio_tolerance .01))
)
```

Group1 is the reference group.

The second example applies the <relative\_group\_delay\_descriptor> to each group as part of the groupset definition.

The <relative\_group\_length\_descriptor> specifies length for a group relative to a reference group within the same groupset. Fromtos in other groups within the groupset use **delta** and **tolerance** values to route relative to the reference group.

A group without a **delta** or **tolerance** is the reference group for the groupset. If **delta** and **tolerance** values are specified for every group in a groupset, the group with the fromto having the longest manhattan length is considered the reference group for the groupset.

If you do not specify a **delta** value, the default value is 0.

Design Language Syntax

If you do not specify a **tolerance** or **ratio\_tolerance** value, the default is **ratio\_tolerance** with a value of 5. **Ratio\_tolerance** is a percentage of the reference group plus the **delta** and uses the same units as the **delta**.

#### Examples:

The first example defines a groupset, then applies the <relative\_group\_length\_descriptor> to the groups in the groupset.

```
(group_set gpset1group1 group2 group3)
(circuit (relative_group_length on)
  (group group1)
  (group group2 (delta 100) (tolerance 50))
  (group group3 (ratio_tolerance .05))
)
```

The second example applies the <relative\_group\_length\_descriptor> to each group as part of the groupset definition.

The <relative\_length\_descriptor> specifies length for a fromto (pin-to-pin connection) relative to a reference fromto in the same group. Other fromtos within the group use **delta** and **tolerance** values to route relative to the reference fromto.

A fromto without a **delta** or **tolerance** is the reference fromto for the group. If **delta** and **tolerance** values are specified for every fromto in a group, the fromto with the smallest **delta** and **tolerance** values is considered the reference fromto for the group.

Design Language Syntax

If you do not specify a **delta** value, the default value is 0.

If you do not specify a **tolerance** or **ratio\_tolerance** value, the default is **ratio\_tolerance** with a value of 5. **Ratio\_tolerance** is a percentage of the reference fromto plus the **delta** and uses the same units as the **delta**.

#### Examples:

The first example defines a group, then applies the <relative\_length\_descriptor> to the fromtos in the group.

```
(group group1
    (fromto U6-3 U12-6)
    (fromto (virtual_pin VP5) ( virtual_pin VP9))
    (fromto U7-9 U8-10)
    (circuit (relative_length on)
        (fromto U6-3 U12-6)
        (fromto (virtual_pin VP5) ( virtual_pin VP9)) (delta 100) (tolerance 50)
        (fromto U7-9 U8-10) (ratio_tolerance .05)
    )
)
```

The second example applies the <relative\_length\_descriptor> as part of the group definition.

```
<reorder_descriptor>::=
(reorder <order type>)
```

The **reorder** rule controls what method of ordering fromtos in nets is used. The *<order\_type>* specifies either starburst routing or simple, mid-driven, or balanced daisy chain routing.

Design Language Syntax

```
<reserved_layer_name>
<reserved_layer_name>::=
[pcb | signal | power]
```

The **pcb** reserved layer name means the pcb layer can be used only to define the PCB boundary, **signal** implies all signal layers, and **power** implies all power layers.

When **pcb** is the layer name in a <a href="https://example.com/box/boundary">boundary</a> is the absolute bounding box of the design. No shapes outside this bounding box are recognized. Do not use these reserved names for layer names.

The symbols kohm and mohm mean kilo-ohm and milli-ohm, respectively. The default resistance unit is **mohm** with a positive integer of 1000.

```
<resolution_descriptor>
  <resolution_descriptor>::=
  (resolution < dimension unit> < positive_integer>)
```

The < resolution\_descriptor > is used to map units for translation between the layout system and the tool, and has different meanings in the design file and the session file.

When a < resolution\_descriptor > is not included in the design file, the default dimension unit is inch and the default resolution value is 2540000.

A < resolution\_descriptor > should be included before the structure section in a design file. The < dimension\_unit > value defines the dimensional units of the design and determines the internal representation of all dimensional numbers.

Design Language Syntax

The implications of the <resolution\_descriptor> are listed in the following example.

```
(pcb
    (resolution mil 10)
    (structure
        (boundary (rect pcb 0 0 9000 4000))
        . . .
)
```

The keyword **mil** within the resolution descriptor specifies the units for all dimensions in the design. It is the default unit unless overridden by a <u r > unit descriptor > elsewhere in the design file, such as within a library section.

In the previous example, the PCB boundary is 9000 mil by 4000 mil. The tool stores this as 90000 database units by 40000 database units. Notice that value 10 in the resolution\_descriptor> defines the internal resolution as 0.1 mil. This value (10) does not affect the unit of the dimensions supplied in the design.

If the smallest dimension in a design has four digits to the right of the decimal point (such as 0.0001), the <resolution\_descriptor> must have at least five zeros as the least significant digits (such as 100000). Otherwise, a roundoff error can occur in representing the smallest dimension. For example, a circle with a diameter of 4.2221 has a radius of 2.11105 and requires a fifth decimal place to avoid roundoff.

The combination of resolution and maximum PCB size must not exceed the value for an integer (2<sup>31</sup> or 2,147,483,648). For example, a resolution specification of **resolution mm 100000** limits the maximum dimension to 21474 mm, or 21 meters. If the resolution used is **resolution mm 1000000**, the maximum design size is only 214 mm, which is not large enough for most printed circuit boards.

When a <resolution\_descriptor> is included in the session file, it describes how physical dimensions in real numbers are mapped to database units. If the previous example is in a session file rather than a design file, the <resolution\_descriptor> maps database units to the units used in the host layout system. In this example, the translator writes a boundary of 900 mil by 400 mil into the layout system database.

Design Language Syntax

```
<restricted_layer_length_factor_descriptor>
     <restricted_layer_length_factor_descriptor>::=
     (restricted_layer_length_factor [1 | 0 | -1])
```

The **restricted\_layer\_length\_factor** adjusts calculated wire lengths to account for restricted layer characteristics. A **restricted\_layer\_length\_factor**, in conjunction with the *<max\_restricted\_layer\_length\_descriptor>*, is usually used to control EMI by imposing length constraints on external layers. The default **restricted\_layer\_length\_factor** value is **0**. See also *<max\_restricted\_layer\_length\_descriptor>*.

```
<room_descriptor>
  <room_descriptor>::=
  (room <room_id>
      [<shape descriptor>]
      [{<room_rule_descriptor>}]
      [<room_place_rule_descriptor>]
    )
```

The <*room\_id*> must be unique. Component placement rules specified by <*room\_place\_rule\_descriptor*> apply to components within the room.

Only polygonal and rectangular shapes are valid for rooms.

See also <floor plan descriptor>.

Design Language Syntax

The <max\_height> value must be specified before the <min\_height> value. A value of -1 means the height is undefined. If you do not want to control maximum height, specify -1. If you do not want to control minimum height, either specify -1 or omit the value. If the <max\_height> value is less than the <min\_height> value, the <max\_height> value is ignored. If the height option is not used, the default heights are -1.

The unit of power you use to set a room's power dissipation rule must be consistent with the unit used to set component or image power dissipation properties. A value of **-1** means the power dissipation property is undefined. The default power dissipation is **-1**.

```
<rotation>
<rotation>::= <real>
```

Rotation is expressed in degrees. The rotation value can contain up to two digits after the decimal point. Rotation direction is counterclockwise from the positive X axis.

Design Language Syntax

```
<route_descriptor>
    <route_descriptor>::=
    (routes
      <resolution_descriptor>
      <parser descriptor>
      <structure out descriptor>
      library out descriptor>
      <network out descriptor>
      <test_points_descriptor>
    )
<route_file_descriptor>
    <route_file_descriptor>::=
    <route descriptor>
<route_to_fanout_only_descriptor>
    <route_to_fanout_only_descriptor>::=
    (route_to_fanout_only [on | off])
If route_to_fanout_only is on, the autorouter routes to the fanout via, or if a fanout via is
not present, to the SMD pad. If route_to_fanout_only is off, the autorouter can connect to
either the SMD pad or its fanout via. The route_to_fanout_only control is on by default.
<row>
    <row>::= <positive_integer>
```

<rule\_descriptor>

<rule descriptor>::=

(rule {<rule descriptors>})

Design Language Syntax

### <rule\_descriptors>

```
<rule_descriptors>::=
[<clearance descriptor> |
<effective_via_length_descriptor> |
<interlayer clearance descriptor> |
<junction type descriptor> |
<length amplitude descriptor> |
<length factor descriptor> |
<length gap descriptor>
limit bends descriptor> |
climit crossing descriptor>
limit vias descriptor> |
descriptor> |
<max noise descriptor>
<max stagger descriptor> |
<max stub descriptor> |
<max total vias descriptor> |
{<<pre>
{
<pin width taper descriptor> |
<power_fanout_descriptor> |
<redundant wiring descriptor> |
<reorder descriptor> |
<restricted layer length factor descriptor> |
<saturation length descriptor> |
<shield gap descriptor> |
<shield_loop_descriptor>
<shield tie down interval descriptor> |
<shield width descriptor>
{<stack_via_descriptor>} |
{<stack via depth descriptor>} |
{<tandem_noise_descriptor>} |
{<tandem segment descriptor>}|
<tandem shield overhang descriptor>
<testpoint rule descriptor>
<time length factor descriptor>
<ti>unction descriptor> |
<track id descriptor>
<via at smd descriptor>
<via pattern descriptor> |
<width_descriptor>
```

Design Language Syntax

Use this descriptor in the crosstalk (standard parallel and tandem noise routing rules) model. The descriptor is part of a circuit descriptor used with nets or classes. A value of **-1** means the sample window is undefined. One or more sample windows can be specified.

Noise transmission and reception in nets occurs during switching and sampling time intervals, respectively. These time intervals are described by switch and sample windows, which are based on the master clock cycle. The switch window represents a time interval during which a net can broadcast noise, and the sample window represents a time interval during which a net can receive noise. A receiving net picks up transmitted noise only during the overlap time of the two windows. If overlap occurs, the transmitting net is known as an unfriendly net, and the receiving net is known as a victim net.

Each sample (and switch) window is specified by a pair of non-negative integers that represent beginning and ending times and define the interval. Noise coupling occurs only if sample and switch integer intervals overlap, either partially or completely.

See also the following descriptors:

```
<switch window descriptor>
<parallel noise descriptor>
<tandem_noise_descriptor>

<saturation_length_descriptor>::=
    (saturation_length <positive_dimension>)
```

The **saturation\_length** rule is applicable at the pcb, class, and net levels of the rule hierarchy. Use this rule to include the effect of noise saturation in parallel and tandem noise rules.

Design Language Syntax

When the total length that a victim and aggressor net are parallel to each other is greater than the **saturation\_length** value, the tool scales the total accumulated noise by the ratio of saturation length to total length.

See also **noise\_calculation**, **noise\_accumulation**, and **crosstalk\_model** parameters in the <u><control\_descriptor></u>.

```
<self_descriptor>
  <self_descriptor>::=
   (self (created_time <time stamp>)
   {(comment <comment string>)})
```

The self descriptor is included in a session file to document the time and date that the session file was created.

```
<session_file_descriptor>
    <session_file_descriptor>::=
    (session <session_id>
          (base_design <path/filename>)
          [<history_descriptor>]
          [<session_structure_descriptor>]
          [<placement_descriptor>]
          [<floor_plan_descriptor>]
          [<net_pin_changes_descriptor>]
          [<was_is_descriptor>]
          [<route_descriptor>]
          [<route_descriptor>]
          ]
```

Design Language Syntax

A session file is created by issuing the **write session** command (see the online help for information about the **write** command). The following is an example of a session file.

```
(session ed_session3
      (base_design gpcb/am13/ed.dsn)
      (history
         (ancestor gpcb/am13/ed_session1.ses
           (created time Jul 10 11:36:48 1993)
         (comment initial placement)
      )
         (ancestor gpcb/am13/ed_session2.ses
           (created_time Jul 19 5:36:48 1993)
           (comment pin/gate swapping)
         (self
           (created_time Jul 21 15:36:48 1993)
           (comment routed 25 passes by Ed)
         )
      (placement
         (component PART1
           (place IC22 142.2400 83.8200 FRONT 0)
           (place IC23 142.2400 63.5000 FRONT 0)
      (was_is
         (pins U1-1 U2-1)
      (routes
<session id>
    <session_id>::= <id>
```

Design Language Syntax

The tool adds a < keepout\_descriptor> to the session file for each keepout you define during the session. You can change the definitions of keepouts defined in the structure section of the design file, but not the definitions of keepouts defined in an < image\_descriptor>.

The tool adds a *<place\_boundary\_descriptor>* to the session file if you define or change the placement boundary during the session.

Use **deleted\_keepout** to delete a keepout from the session file if you delete the keepout during the session. The <*keepout\_sequence\_number>* identifies the keepout to be deleted.

Shapes are the only objects the tool recognizes. The tool also generates shapes. Polygons and circles are closed, filled shapes. Rectangles are also closed, filled shapes except boundaries, which are closed, unfilled shapes.

```
<shield_descriptor>
  <shield_descriptor>::=
   (shield [off | on [<shield type descriptor>]
   (use_net <net_id>)])
```

Design Language Syntax

When **shield** is **on**, the **use\_net** keyword identifies the net that is used as the shield. If you don't specify a shield type, the default is parallel shielding. The **shield** default is **off**.

```
<shield_gap_descriptor>
  <shield_gap_descriptor>::=
  (shield_gap <positive_dimension>)
```

The **shield\_gap** value defines the edge-to-edge distance between the wire being shielded and the shield wire. If **shield\_gap** is not supplied, the value defaults to the wire\_wire clearance for the connection being shielded.

```
<shield_loop_descriptor>
    <shield_loop_descriptor>::=
     (shield_loop [open | closed])
```

The **shield\_loop** value defines whether open or closed end loops are generated around pins, pads, or vias. The default is **closed**. With the **open** option, no attempt is made to close the shield loop, and two stub wires, as well as two vias, might be added to connect the shield wires to the shield net.

```
<shield_tie_down_interval_descriptor>
  <shield_tie_down_interval_descriptor>::=
  (shield_tie_down_interval <positive_dimension>)
```

This rule controls the distance between vias, or vias with stub wires, when multiple connections from the shield wire to the power layer are needed. The **shield\_tie\_down\_interval** value is determined by the frequency of the signal on the shielded net.

```
<shield_type_descriptor>
  <shield_type_descriptor>::=
  (type [parallel | tandem | coax])
```

You can specify parallel or tandem shielding rules. For both parallel and tandem shielding, use the **coax** keyword. The default **type** is **parallel**.

Design Language Syntax

```
<shield_width_descriptor>
  <shield_width_descriptor>::=
   (shield_width <positive_dimension>)
```

The **shield\_width** value defines the width of the shield, including the wire segment that connects to a pin or via. If **shield\_width** is not used, the value defaults to the same width as the connection being shielded.

```
<side> ::= [front | back]
```

The **front** side is the first layer defined in the layer stackup in the structure data and **back** is the last layer defined in the stackup.

```
<sign>
<sign>::= [+ | -]

<site_array_descriptor>
<site_array_descriptor>::=
(site <positive_integer> <x0> <y0> <xstep> <ystep>)
```

The <site\_array\_descriptor> defines an array of bond sites for wirebond applications. The <positive\_integer> value defines the total number of bond sites in the array, <x0> and <y0> determine the coordinate location of the first site in the array, and <xstep> and <ystep> define the step increment for the array.

```
<spacing_descriptor>
    <spacing_descriptor>::=
    (spacing [-1 | <positive_dimension>]
        [(type <spacing type>)] [(side <place side>)]
    )
```

A value of **-1** sets the spacing rule to unspecified.

See also the cplace rule descriptor>.

Design Language Syntax

```
<spacing_type>
    <spacing_type>::=
        <place object> <place object>

<special_character>
        <special_character>::=
```

Any ASCII special character except a blank space, left or right parenthesis, semicolon, single quote ('), and newline.

```
<stack_via_descriptor>
<stack_via_descriptor>::=
(stack_via [on | off])
```

When **on**, the **stack\_via** rule allows vias to stack center on center. See also the <<u>stack\_via\_depth\_descriptor</u>>.

```
<stack_via_depth_descriptor>
<stack_via_depth_descriptor>::=
(stack_via_depth <positive_dimension>)
```

This rule is only applicable at the pcb level of the rule hierarchy. The **stack\_via\_depth** rule controls the number of vias over which the **stack\_via** rule applies. Vias that fall outside the specified range are generally connected in a staggered via pattern. See also the <stack\_via\_descriptor>.

```
<start_pass>
<start_pass>::= <positive_integer>
<step>
<step>::= <positive_integer>
```

Design Language Syntax

```
<string>
    <string>::=
    [<character> | <character> <string>]
<string_compare_operator>
    <string_compare_operator>::=
    [== | != | < | > | <= | >=]
<string_expression>
    <string expression>::=
   [<string_expression> + <string_expression> | (<string_expression>) |
    <one word string> | <variable name>]
<structure_descriptor>
    <structure_descriptor>::=
    (structure
      [<unit descriptor> | <resolution descriptor> | null]
      {< layer_descriptor>}

<layer noise weight descriptor>
      {<box|
<br/>
descriptor>}
      [<place boundary descriptor>]
      [{<plane descriptor>}]
      [{<region descriptor>}]
      [{<keepout_descriptor>}]
      <via descriptor>
      <control descriptor>
      <rul><rule_descriptor>
      <structure place rule descriptor>
      {<grid descriptor>}
   )
<structure_out_descriptor>
    <structure_out_descriptor>::=
    (structure_out
      {< layer_descriptor>}
      <rule descriptor>
```

Design Language Syntax

```
<structure_place_rule_descriptor>
    <structure_place_rule_descriptor>::=
    (place rule [<structure place rule object>]
      {[<spacing_descriptor>|
      <permit orient descriptor> |
      <permit side descriptor> |
      <opposite side descriptor>]}
<structure_place_rule_object>
    <structure_place_rule_object>::=
    (object_type
      [pcb |
      image_set [large | small | discrete | capacitor | resistor]
      [(image_type [smd | pin])]]
The default object_type is pcb.
<subgate_id>
    <subgate_id>::= <id>
See also <part_pin_descriptor>.
<subgate_pin_id>
    <subgate_pin_id>::= <id>
The <subgate_pin_id> is the logical pin name of a subgate pin.
See also <part pin descriptor>.
<subgate_swap_code>
    <subgate_swap_code>::= <integer>
```

Subgates within the same gate that have the same subgate swap code can be swapped. A < subgate\_swap\_code > value of 0 identifies a subgate that cannot be swapped.

Design Language Syntax

The <super\_place\_reference> descriptor is used with the <cluster\_descriptor>. The <vertex> values are relative to the origin of the super component. The <rotation> values are relative to the origin of the image in the <image\_descriptor>.

```
<supply_pin_descriptor>
<supply_pin_descriptor>::=
(supply_pin {<pin_reference>} [(net < net_id>)])
```

Use the *<supply\_pin\_descriptor>* to define supply pins that you identify with *<pin\_reference>*. You identify pins of a net as supply pins with *<net\_id>*.

Nets with pins designated as **supply\_pin** are ordered so that the pin is the source terminal for other pins on the net.

#### See also

```
<net out descriptor>
<wiring descriptor>
<wire shape descriptor>
<wire via descriptor>
```

Design Language Syntax

This descriptor is used in the crosstalk (standard parallel and tandem noise routing rules) model. The descriptor is part of a circuit descriptor used with nets or classes. A value of **-1** means the switch window is undefined. One or more switch windows can be specified.

Noise transmission and reception in nets occurs during switching and sampling time intervals, respectively. These time intervals are described by switch and sample windows, which are based on the full clock cycle. The switch window represents a time interval during which a net can broadcast noise, and the sample window represents a time interval during which a net can receive noise. A receiving net picks up transmitted noise only during the overlap time of the two windows. If overlap occurs, the transmitting net is known as an unfriendly net, and the receiving net is known as a victim net.

Each switch (and sample) window is specified by a pair of non-negative integers that represent beginning and ending times and define the interval. Noise coupling occurs only if switch and sample integer intervals overlap, either partially or completely.

#### See also

```
<sample window descriptor>
<parallel noise descriptor>
<tandem noise descriptor>
```

Design Language Syntax

### <system\_variable>

<system\_variable>::=

[bottom\_layer\_sel | complete\_wire | conflict\_clearance | conflict\_crossing | conflict\_length | conflict\_wire | conflict\_xtalk | connections | current\_wire | locked\_comp | partial\_selection | power\_layers | reduction\_ratio | reroute\_wire | route\_pass | sel\_signal\_layers | selectedcomp | signal\_layers | smd\_pins | thru\_pins | top\_layer\_sel | total\_pass | total\_pins | totalcomp | unconnect\_wire | units | unplaced\_comp | unplaced\_large | unplaced\_small]

The following table shows system variable definitions.

Variable Name	Definition
bottom_layer_sel	1 if bottom layer is selected, 0 if not selected.
complete_wire	Completion ratio expressed as a percentage.
conflict_clearance	Number of clearance conflicts.
conflict_crossing	Number of crossing conflicts.
conflict_length	Number of length rule violations.
conflict_wire	Number of crossing and clearance conflicts.
conflict_xtalk	Number of crosstalk rule violations.
connections	Total number of connections to be routed.
current_wire	Current wire being routed or rerouted.
locked_comp	Number of locked components.
partial_selection	Value equals 0 if no nets or all nets are selected; value equals 1 when one or more nets but fewer than all nets are selected.
power_layers	Number of power layers.
reduction_ratio	Conflicts reduction ratio from last completed routing pass.
reroute_wire	Number of wires and wire segments to be rerouted in the current pass.

Design Language Syntax

Variable Name	Definition
route_pass	Current routing pass or last pass.
sel_signal_layers	Number of selected signal layers.
selectedcomp	Number of selected components.
signal_layers	Number of signal layers.
smd_pins	Number of smd pads.
thru_pins	Number of through-hole pins.
top_layer_sel	1 if top layer is selected, 0 if not selected.
total_pass	Total passes for the current command.
total_pins	Total number of pins and pads.
totalcomp	Total number of components on the PCB.
unconnect_wire	Unconnected wires (unconnects).
units	Unit of measure set by user.
unplaced_comp	Number of components outside the placement boundary.
unplaced_large	Number of large components outside the placement boundary.
unplaced_small	Number of small components outside the placement boundary.
·	

```
<tandem_noise_descriptor>
```

Noise coupling between nets is controlled by computing the total noise that impinges on receiving nets from transmitting nets on adjacent layers. Each net in a design can have a different noise weight or transmitting characteristic. A net's noise weight determines how

Design Language Syntax

much noise it transmits. Each net can also have a different maximum noise specification or receiving characteristic. The maximum noise specification determines how much noise a net can accumulate or pick up from other nets before a **tandem\_noise** violation occurs. See also <a href="max.noise.descriptor">max.noise.descriptor</a>>.

The following table describes < tandem\_noise\_descriptor > keywords.

Keyword	Description
off	Resets a rule to unspecified. To change an existing tandem noise rule, always use tandem_noise off before setting the new rule.
gap	Is measured edge-to-edge between tandem wires. Coupled noise is calculated for tandem wires when the edge-to-edge distance is equal to or less than the specified <b>gap</b> value and the wires are parallel for a distance that exceeds the <b>threshold</b> value. If a wire does not have a <b>max_noise</b> value, no noise is computed for that wire.
	A negative <b>gap</b> value determines the amount of coupling if wires overlap. If wires of different width completely overlap, the negative <b>gap</b> value between those wires equals the width of the smaller wire.
threshold	Is the minimum tandem length that is considered when tandem noise violations are computed. When <b>threshold</b> is unspecified, its value defaults to the <b>gap</b> value.

May 2000 127 Product Version 10.0

Design Language Syntax


Keyword	Description
weight	Represents units of noise per unit of length, where the unit of noise is typically volts or millivolts and the unit of length is the current dimensional unit. The <b>weight</b> value corresponds to the noise transmitted over a unit length of wire to surrounding wires. The tool computes the noise coupled from a tandem transmitting wire by multiplying the transmitting wire's tandem length by its <b>weight</b> value. All coupled noise sources are accumulated for each receiving net, and the sum is compared against that net's maximum noise specification to determine if a violation exists.

A coupled noise weight versus gap curve can be approximated for a net by entering two or more weight versus gap pairs. For example:

```
unit inch
rule net clk1 (tandem_noise (gap .010) (threshold .050)
  (weight .015))
(tandem_noise (gap .020) (threshold .100)
  (weight .010))
(tandem_noise (gap .036) (threshold .100)
  (weight .005))
```

Design Language Syntax

### **Coupled Noise Weight Versus Gap**



If multiple **tandem\_noise** rules are applied to a net at different precedence levels, violations are checked only at the highest level.

Tandem is defined as parallelism of wires on adjacent layers. This form of parallelism is controlled by setting a tandem length limit and a minimum wire-to-wire gap.

Design Language Syntax

The following table describes < tandem\_segment\_descriptor > keywords.

Keyword	Description
off	Resets a rule to the unspecified state. To change an existing tandem segment rule, always use <b>tandem_segment off</b> before setting the new rule.
gap	Is measured edge-to-edge between tandem wires. A tandem segment violation does not occur when <b>gap</b> is greater than the specified value.
	A negative <b>gap</b> value allows receiving and transmitting nets to overlap by the specified value. If overlap is such that an entire net width is within the other net width, specify a negative <b>gap</b> value which is the width of the smaller net.
limit	Is the maximum tandem length that is allowed before a <b>tandem_segment</b> violation occurs. When <b>limit</b> is unspecified or is less than the <b>gap</b> value, the <b>limit</b> value defaults to the <b>gap</b> value.

Power nets are not included in tandem segment rule checking.

The following example illustrates how a table of rules can be created by supplying multiple tandem\_segment rules.

#### Violations occur when

- gap is less than or equal to 11 and the tandem length is greater than 500.
- **gap** is less than or equal to 14 and the tandem length is greater than 1200.
- gap is less than or equal to 16 and the tandem length is greater than 1800.

Design Language Syntax

If multiple **tandem\_segment** rules are applied at different precedence levels, violations are checked only at the highest level. For the order of routing rule precedence, see the Routing and Placement Rule Hierarchies section at the beginning of this manual.

```
<tandem_shield_overhang_descriptor>
<tandem_shield_overhang_descriptor>::=
(tandem_shield_overhang <positive_dimension>)
```

Use this descriptor to specify the extra amount added to each side of the tandem shield wire. The tandem shield width is two times the **tandem\_shield\_overhang** value plus the width of the wire being shielded. The **tandem\_shield\_overhang** value defaults to the width of the shield wire.

```
<test_net_descriptor>
  <test_net_descriptor>::=
  (net <net_id>)

<test_point_descriptor>
  <test_point_descriptor>::=
  (point <vertex> [front | back]
  [<test_net_descriptor>]
  [<test_type_descriptor>])
```

Design Language Syntax

```
<testpoint_rule_descriptor>
    <testpoint_rule_descriptor>::=
    (testpoint
      {[(allow_antenna [off | on])] |
         [(max_len <positive_dimension>)] |
         [(center center <positive dimension>)] |
         [(comp edge center < positive dimension>)] |
         [(grid <positive_dimension>) [(direction [x | y])]
           [(offset <positive_dimension>)])] |
         [(image_outline_clearance < positive_dimension>)] |
         [(insert [off | on])] |
         [(pin_allow [off | on [(comp {<component_id>})]])] |
         [(side [front] | back | both])] |
         [(use_via {< via_id>})]
      }
    )
```

The **allow\_antenna** control defaults to **on**. The **max\_len** option restricts the length of antennas created during test point routing.

The **center\_center** and **comp\_edge\_center** controls are not checked if values are not specified for these fields.

The **grid** setting defaults to the pcb via grid in effect at the time of test point identification. If a **direction** option is not specified, the grid spacing value and **offset** value (if given) apply equally in the x and y directions. If a **direction** option is specified, the **grid** spacing value and **offset** value (if given) only apply to the specified direction. To specify nonuniform grids or offsets in the x and y directions, you must use two **grid** option expressions.

The **image\_outline\_clearance** control defaults to area test point clearance, **pin\_allow** defaults to **off**, and **side** defaults to **back**. If the **use\_via** value is not specified, the narrowest diameter via is used.

```
<test_points_descriptor>
<test_points_descriptor>::=
(test_points {<test_point_descriptor>})
```

Design Language Syntax

```
<test_type_descriptor>
<test_type_descriptor>::=
(type [route | protect | normal])
```

A **route** type test point cannot be altered, although the router can complete a connection to this type. A **protect** type cannot be altered unless the user first unprotects the test point. A **normal** type test point can be deleted, ripped up, or moved to a different location.

```
<time_length_factor_descriptor>
<time_length_factor_descriptor>::=
(time_length_factor < real>)
```

The **time\_length\_factor** sets a constant for time delay per unit of wire length, which is used to calculate wire length limits when a **circuit** delay rule applies. The constant converts internally to delay per database unit. See also <u><circuit\_descriptors></u>.

Symbol	Time Unit
sec	second
msec	millisecond
usec	microsecond
nsec	nanosecond
psec	picosecond

The default time unit is **nsec** with a positive integer of 1000.

Design Language Syntax

```
<time_stamp>::=
```

<month> <date> <hour> : <minute> : <second> <year>

The <month> is a string that has three alpha characters; <date>, <hour>, <minute>, and <second> are strings that each have two numeric characters; <year> is a string that has four numeric characters.

```
<true><tjunction_descriptor></tjunction_descriptor>::=
(tjunction [on | off])
```

The <tjunction\_descriptor> controls whether tjunctions are permitted on starburst ordered nets. When tjunction on is set, tjunctions can occur at the locations controlled by junction\_type. When tjunction off is set, tjunctions are not permitted.

The also <<u>junction type descriptor></u>.

The **tjunction** default is **on** for starburst nets and **off** for daisy-chained nets.

```
<topology_descriptor>
<topology_descriptor>::=
(topology {[<fromto_descriptor>|
<component_order_descriptor>]})
```

The <topology\_descriptor> defines the preferred topology for each net in a class. The tool ignores components that are included in <topology\_descriptor> but are not connected to any net in the class.

See < component\_order\_descriptor > for details about ordering nets using component reference designators.

```
<total_delay_descriptor>
<total_delay_descriptor>::=
([max_total_delay | min_total_delay] <delay_value>)
```

The max\_total\_delay and min\_total\_delay rules apply only to groups. The rules are checked against the sum of all fromto delays in a group. The sum of the routed delays of the fromtos in the group must be in the max\_total\_delay and min\_total\_delay range.

Design Language Syntax

```
<total_length_descriptor>
<total_length_descriptor>::=
([max_total_length | min_total_length]
<positive_dimension>)
```

The **max\_total\_length** and **min\_total\_length** rules apply only to groups. The rules are checked against the sum of all fromto lengths in a group. The sum of the routed lengths of the fromtos in the group must be in the **max\_total\_length** and **min\_total\_length** range.

```
<track_id_descriptor>
<track_id_descriptor>::=
(track_id <integer>)
```

The **track\_id** establishes a numbering base in the routes file, which is used when the routing information in the file is translated back to the layout system.

```
<turret#>
<turret#>::=
<positive_integer>
```

The *<turret#>* descriptor indicates translated wires. The layout system can use *<turret#>* to tag wires read by the tool. This number is not used internally, but passes through the system and into the wires file. The acceptable range of values for *<turret#>* is from 1 to 127.

```
<unit_descriptor>
<unit_descriptor>::=
(unit <dimension_unit>)
```

The dimensional units for information in a design file are set by the <u><resolution\_descriptor></u> in the structure section. You can override the resolution units within a particular section by using a *<unit\_descriptor>*.

For example, suppose the <resolution\_descriptor> sets the PCB dimensional units to millimeters, but all the component images in the library section are defined in inches. You can identify the image dimensions as inches by using a <unit\_descriptor> at the beginning of the library section. This <unit\_descriptor> tells the tool to interpret the library information in inches. If a <unit\_descriptor> is not used at the beginning of the next section, the tool interprets the information in this section in millimeters.

Design Language Syntax

```
The <unit_descriptor> affects only the section in which it resides. For example:
    (unit inch)
<user_property_descriptor>
    <user property descriptor>::=
    <user_variable>
    <user variable>::=
    <letter> [{[<letter> | <digit> | <underscore>]}]
User variable names must start with an alphabetic character. The remaining characters can
consist of any combination of upper and lower case letters, the digits 0 through 9, and the
underscore character (_). System variable names are reserved and cannot be used.
<value_descriptor>
    <value_descriptor>::= [<integer> | <real> | <string>]
The <integer>, <real>, and <string> are the values of a user-defined property.
<variable name>
    <variable_name>::=
```

```
<vertex>
```

```
<vertex>::=
<x coordinate> <y coordinate>
```

|<system variable>| <user variable>|

#### <via#>

```
<via#>::= <positive_integer>
```

The *<via#>* descriptor indicates translated vias. The layout system can use *<via#>* to tag vias read by the tool. This number is not used internally, but passes it through the system and into the wires file. The acceptable range of values for *<via#>* is from 1 to 127.

Design Language Syntax

```
<via_array_template_descriptor>
    <via_array_template_descriptor>::=
    (via_array_template < via_array_template_id>
        {<microvia_descriptor>}
)
```

You must specify the minimum dimensions of a via in the *<microvia\_descriptor>*. (This requires **microvia on** in the *<control\_descriptor>*.)

You can use Change Via mode to change row, column, via width, and via height at the same time.

The <*via\_at\_smd\_descriptor*> controls whether vias are permitted under SMD pads. When **via\_at\_smd** is **on**, the router can place vias under SMD pads. The default is **off**. You can also allow vias under SMD pads by using the **via\_at\_smd** rule.

When **via\_at\_smd** is **on** and the **grid** setting is **off**, the via is permitted at the origin of an SMD pad. If the pad origin is off grid, you can turn the **grid** setting **on** to position the via at a grid point nearest the pad origin within the pad boundary. The **grid** default is **off**.

Turn the **fit** setting **on** to ensure that any via placed under an SMD pad fits entirely within the boundary of the pad. If the via shape on the pad layer extends beyond a pad's boundary, the via is not located under the pad. The **fit** default is **off**.

Three conditions must be met before vias can be placed under SMDs:

- There must be at least one via available with a shape on the SMD mounting layer.
- The attach parameter for the SMD padstack must be set to on in the design file. The attach rule is usually set to on in the layout system.
- The via\_at\_smd on rule must be applied.

Design Language Syntax

```
<via_descriptor>
  <via_descriptor>::=
  (via
      {<padstack_id>}
      [(spare {<padstack_id>})]
    )
```

During routing, any via in the via {<padstack\_id>} list is available for use. Vias listed as spares are used only if they are associated with a net by a use\_via rule, specified with the testpoint or testpoint rule commands, or selected by the user with the select command. Otherwise, spare vias are not used.

The spiral, staggered, and staired via patterns default to **off**. When a via pattern is turned **on** without specifying **min\_gap**, the minimum gap between vias in the pattern defaults to the largest via\_via clearance rule in effect.

```
<via_width>
<via_width>::= <positive_dimension>
```

Design Language Syntax

```
<virtual_pin_descriptor>
  <virtual_pin_descriptor>::=
  (virtual_pin <virtual_pin_name>
      [(position <vertex> [(radius <positive_dimension>)])]
)
```

The **position** rule specifies the X and Y coordinates for a virtual pin. If using the *<vertex>* location would cause a rule violation, use the **radius** option to set the virtual pin location at a certain distance from the vertex. The autorouter can move the pin to avoid the violation. The default radius is 0.5 inches.

The <*virtual\_pin\_descriptor*> describes a pseudo pin or via that can be used to specify a tree or other wiring topology. Use virtual pins to control delays (for example to minimize clock skew) by matching wire lengths without adding excessive wiring on each branch of a net.

### For example:

```
(net CLK1 (fromto U1-1 (virtual_pin FP1)
  (circuit (length 350 300)))
(fromto (virtual_pin FP1) U2-1)
(fromto (virtual_pin FP1) U3-1))
```

You can also use virtual pins to control impedance by creating a common path or trunk with a width rule that is different from the rule used for the branches. You can use multiple levels of virtual pins to construct big tree topologies that include tjunctions.

Virtual pins are seeded in a way that satisfies routing length constraints. Use **junction\_type** to control whether both vias and wire tjunctions or only vias are allowed as virtual pins. See also <<u>junction\_type\_descriptor</u>>.

You can disband virtual pin assignments by using the **forget net** command.

Design Language Syntax

The symbol **mvolt** means millivolt. The default voltage unit is **volt** with a *<positive\_integer>* equal to 1000.

```
<was_is_descriptor>
  <was_is_descriptor>::=
  (was_is {(pins <pin_reference> <pin_reference>)})
```

The <was\_is\_descriptor> is included in a session file when gate, subgate, or pin swaps occur during a placement session.

The <was\_is\_descriptor> contains only information about the original pins and the new pins, no matter how the swaps are executed. You cannot determine the swapping history from the <was\_is\_descriptor>.

For example, if pin U8-3 swaps with U9-3, the result is recorded as

```
(was_is
(pins U8-3 U9-3)
(pins U9-3 U8-3)
)
```

Only one swap operation is performed, but the session file includes two entries because two pins change as a result of the swap.

In the following example, pin U8-3 swaps with U9-3 and pin U9-3 swaps with U10-3. The result is recorded as


Design Language Syntax

Windows cut out or subtract from the shapes they overlap. Therefore, windows are not physical shapes; they are used only to subtract from other shapes. Only rectangle and polygons shapes can be used for the <window\_descriptor>. In the following examples, windows have been specified for each of the keepout areas shown in the illustration. The design file constructs are

```
(keepout (rect s2 0.060 0.494 1.240 0.818) (window (rect s2 0.110 0.580 1.165 0.750))) (keepout (rect s1 0.490 0.090 0.770 1.210) (window (rect s1 0.505 0.105 0.755 1.195)))
```

The interior of each keepout is reached by routing on a different layer and by using a via to access the enclosed routing area.

### **Keepout Areas Defined by Window\_descriptors**



### <wire\_descriptor>

```
<wire_descriptor>::=
[<wire shape descriptor> |
<wire via descriptor> |
<bond shape descriptor>]
```

Design Language Syntax

The vertex indicates the terminal point of the guide. The vertex should match a pin, via, or wire tjunction coordinate in the layout system.

Use wires to identify the pin-to-pin connections you want included in a pair.

Use **gap** to control the minimum distance (<positive\_dimension>) allowed between the two routed wires in a pair. If **gap** is not included in a <wire\_pair\_descriptor>, the wire-to-wire clearance rule is used. To reset a specified **gap** to the default wire-to-wire clearance, use **-1** for the **gap** value.

You can use the **layer** keyword to apply the **gap** value to only the layer identified in <*layer\_id>*.

Design Language Syntax

Note that a wire shape can be any type of shape. See also <u><shape descriptor></u>. When <u><polygon descriptor></u> and <u><rectangle descriptor></u> are applied in the wiring section of the design file, they become a wiring polygon.

A **fix** type wire cannot be altered in any way, and the router cannot route to this type. A **route** type wire cannot be altered, although the router can complete a connection to this wire type. A **normal** type wire can be deleted, ripped up, and rerouted. A **protect** type cannot be altered unless the user first unprotects the wire.

The **type** constructs also apply to wiring polygons. By default, wiring polygons are **route** type.

The **connect** constructs are used only in a routes file.

In the **shield** option, <*net\_id*> is the name of the net being shielded.

The tool attaches the **jumper** attribute to wires that are added to the jumper layer.

The **supply** keyword designates wires as source terminals. For example, in a routes or session file, shapes assigned as supply are identified with the **supply** keyword. See also

```
<net out descriptor>
<supply pin descriptor>
<wiring descriptor>
<wire via descriptor>
```

Design Language Syntax

A **fix** type via cannot be altered in any way, and the router cannot route to this type. A **route** type via cannot be altered, although the router can complete a connection to this via type. A **normal** type via can be deleted, ripped up, and rerouted. A **protect** type cannot be altered unless the user first unprotects the via.

The tool attaches the **jumper** attribute to vias that are used for jumpers on the jumper layer.

The **virtual\_pin** attribute marks vias used as virtual pins and the **virtual\_pin** parameter identifies virtual pins on a wire path. Virtual pin positions are saved in the routes or session file.

The **supply** keyword designates vias as source terminals. For example, in a routes or session file, shapes assigned as supply, are identified with the **supply** keyword. See also

```
<net out descriptor>
  <supply pin descriptor>
  <wiring descriptor>
  <wire shape descriptor>

<wires_file_descriptor>
<wires_file_descriptor>::=
  <wiring descriptor>
```

Design Language Syntax

```
<wiring_descriptor>
  <wiring_descriptor>::=
  (wiring
       [<unit_descriptor> | <resolution_descriptor> | null]
       {<wire_descriptor>}
       [<test_points_descriptor>]
       {[<supply_pin_descriptor>]}
    )
```

A wires file is created by an **autosave**, **bestsave** or **write wire** command.

The <a href="resolution">resolution</a> descriptor> defines the unit and resolution used in the wires file.

The <supply\_pin\_descriptor> identifies wire shapes in routes and session files that are used as source terminals. Other shapes assigned to the same net are routed directly to the source terminal. See <supply pin\_descriptor> for more details.

Design Language Syntax

```
<ystep>
```

<ystep>::= <dimension>

#### <y\_clearance>

<y\_clearance>::= <positive\_dimension>

### <y\_coordinate>

<y\_coordinate>::= <dimension>

# <y\_overlap>

<y\_overlap>::= <positive\_dimension>

# Sample Files

## **Chapter content**

- Sample Design File
- Sample Design File with High Speed Rules

This chapter provides two samples of SPECCTRA design files. The second design file includes high speed rules.

The SPECCTRA design file consists of four basic data types:

- Design data, which includes board boundaries, layer definitions, design rules, and keepout definitions
- Placement data, which includes X,Y locations of components and mounting holes on the PCB
- Library data, which includes images (footprint patterns) for all placed components, and pin and via padstack definitions
- Network data, which includes net names, component reference designators, and pin numbers

### Sample Design File

The following design file sample shows design, placement, library, network, and prerouted wiring types of data.

#### **Design Data**

```
(PCB test_brd_20
```

#The PCB statement is used for documentation purposes. #The name is used only to identify the listing. The design #filename can be different.

```
(resolution MIL 10)
```

Sample Files

```
(structure
```

#The structure contains the PCB definition.

```
(boundary (rect pcb 5956.00000 345.90000 11202.00000 3888.00000)
```

#The PCB outline is defined by a pcb boundary statement. #This is the outermost perimeter that is displayed on the #screen.

```
)
(boundary
(rect signal 6180 400 11000 3850)
```

#The signal boundary is identified by this statement. No #routing is permitted outside this boundary.

```
(via VIA)
 (grid via 1)
 (grid wire 1)
 (rule
(width 8)
(clear 8)
(clear 16 (type wire_area))
(clear 12 (type via_smd via_pin))
 (layer L1 (type signal) (direction vert))
 (layer L2 (type signal) (direction hori) (rule (width 6)))
 (layer L3 (type power) (use_net GND))
 (layer L4 (type power) (use_net VDD VCC))
 (layer L5 (type signal) (direction vert) (rule (width 6)))
 (layer L6 (type signal) (direction hori))
 (keepout (rect signal 6192 942 8011 402))
 (keepout (rect L1 7980 625 10991 402))
 (keepout (rect L6 6186 3847 6391 905))
 (via_keepout (rect signal 8129 2537 9277 2407))
```

May 2000 148 Product Version 10.0

```
(plane VDD
  (polygon L4 0 6180 400 6180 3850 7100 3850 7100 400 6180 400)
)
(plane VCC
  (polygon L4 0 7150 400 7150 3850 11000 3850 11000 400 7150 400)
)
(plane GND
  (polygon L3 0 6180 400 6180 3850 11000 3850 11000 400 6180 400)
)
```

#### **Placement Data**

```
#The following are component instances for the PCB.
(placement
 (unit MIL)
 (component cap.01uf
  (place c1 9273.0000 1514.0000 front
  (place c2 8334.0000 1508.0000 front
  (place c3 8439.0000 729.0000 front 0)
  (place c4 10443.0000 720.0000 front
  (place c5 10452.0000 2103.0000 front 0)
  (place c6 8334.0000 2077.0000 front 0)
  (place c7 7284.0000 1263.0000 front
  (place c8 6794.0000 1893.0000 front 0)
  (place c9 10443.0000 2707.0000 front 0)
  (place c10 9805.0000 3468.0000 front 0)
  (place c11 7494.0000 2742.0000 front 0)
  (place c12 6978.0000 3442.0000 front 0)
 (component plcc20
  (place U17 10500.0000 725.0000 front 0)
  (place U37 9100.0000 725.0000 front 0)
  (place U42 9800.0000 1325.0000 front 0)
  (place U89 9800.0000 725.0000 front 0)
  (place U94 9100.0000 1325.0000 front 0)
  (place U97 8400.0000 1325.0000 front 0)
  (place U100 10500.0000 1925.0000 front 0)
  (place U101 8400.0000 1925.0000 front 0)
```

Sample Files

```
(place U102 9100.0000 1925.0000 front
  (place U114 10500.0000 1325.0000 front
  (place U115 9800.0000 1925.0000 front 0)
 (component qfp68
  (place U74 8650.0000 2733.0000 front 0)
 (component qfp84
  (place U75 10733.0000 3086.0000 front
  (place U76 7817.0000 3100.0000 front
 )
 (component qfp100
  (place U71 7638.0000 1197.0000 front 0)
 (component so24
  (place U30 8600.0000 1075.0000 front 0)
 )
)
# End of placement data
```

#### **Library Data**

#The following library statement defines an image named #qfp100. The first pin statement defines a pin that uses #padstack 868. The pin name is 1. The pin is located at #coordinates X=0, Y=0.

#All pin locations defined in this section are offset from the #location defined by the place statement found earlier in the #file. The padstack definitions are included in the library #section. The second pin statement also uses padstack 868, #names the pin 2, and specifies a location offset.

```
(library
 (image qfp100
  (pin 868 1 0 0)
  (pin 868 2 0 31)
  (pin 868 3 0 63)
  (pin 868 4 0 94)
  (pin 868 5 0 126)
```

(pin	868	6	0		1	5	7	)			
(pin	868	7	0		1	8	9	)			
(pin	868	8	0		2	2	0	)			
(pin	868	9	0		2	5	2	)			
(pin	868	10	)	0		2	8	3	)		
(pin	868	11		0		3	1	5	)		
(pin	868	12	2	0		3	4	6	)		
(pin	868	13	3	0		3	7	8	)		
(pin	868	14	ł	0		4	0	9	)		
(pin	868	15	5	0		4	4	1	)		
(pin	868	16	5	0		4	7	2	)		
(pin	868	17	7	0		5	0	4	)		
(pin	868	18	3	0		5	3	5	)		
(pin	868	19	)	0		5	6	7	)		
(pin	868	20	)	0		5	9	8	)		
(pin	868	21		0		б	3	0	)		
(pin	868	22	2	0		б	6	1	)		
(pin	868	23	3	0		6	9	3	)		
(pin	868	24	ŀ	0		7	2	4	)		
(pin	868	25	5	0		7	5	6	)		
(pin	847	26	5	_	1	б	0		91	6)	)
(pin	847	27	7	-	1	9	1		91	6 )	)
(pin	847	28	3	_	2	2	3		91	6)	)
(pin	847	29	)	_	2	5	4		91	6)	)
(pin	847	30	)	-	2	8	6		91	6 )	)
(pin	847	31	L	-	3	1	7		91	6 )	)
(pin	847	32	2	_	3	4	9		91	6)	)
(pin	847	33	3	_	3	8	0		91	6)	)
(pin	847	34	ŀ	_	4	1	2		91	6)	)
(pin	847	35	5	-	4	4	3		91	6 )	)
(pin	847	36	5	-	4	7	5		91	6 )	)
(pin	847	37	7	-	5	0	6		91	6)	)
(pin	847	38	3	_	5	3	8		91	6)	)
(pin	847	39	)	-	5	6	9		91	6 )	)
(pin	847	40	)	-	6	0	1		91	6 )	)
(pin	847	41	L	-	6	3	2		91	6 )	)
(pin	847	42	2	-	6	6	4		91	6 )	)
(pin	847	43	3	-	6	9	5		91	6 )	)
(pin	847	44	ł	-	7	2	7		91	6 )	)
(pin	847	45	5	-	7	5	8		91	6)	)

(pin 847 46 -790 916)

May 2000 151 Product Version 10.0

Sample Files

```
(pin 847 47 -821 916)
(pin 847 48 -853 916)
(pin 847 49 -884 916)
(pin 847 50 -916 916)
(pin 868 51 -1076 756)
(pin 868 52 -1076 724)
(pin 868 53 -1076 693)
(pin 868 54 -1076 661)
(pin 868 55 -1076 630)
(pin 868 56 -1076 598)
(pin 868 57 -1076 567)
(pin 868 58 -1076 535)
(pin 868 59 -1076 504)
(pin 868 60 -1076 472)
(pin 868 61 -1076 441)
(pin 868 62 -1076 409)
(pin 868 63 -1076 378)
(pin 868 64 -1076 346)
(pin 868 65 -1076 315)
(pin 868 66 -1076 283)
(pin 868 67 -1076 252)
(pin 868 68 -1076 220)
(pin 868 69 -1076 189)
(pin 868 70 -1076 157)
(pin 868 71 -1076 126)
(pin 868 72 -1076 94)
(pin 868 73 -1076 63)
(pin 868 74 -1076 31)
(pin 868 75 -1076 0)
(pin 847 76 -916 -160)
(pin 847 77 -884 -160)
(pin 847 78 -853 -160)
(pin 847 79 -821 -160)
(pin 847 80 -790 -160)
(pin 847 81 -758 -160)
(pin 847 82 -727 -160)
(pin 847 83 -695 -160)
(pin 847 84 -664 -160)
(pin 847 85 -632 -160)
(pin 847 86 -601 -160)
(pin 847 87 -569 -160)
```

May 2000 152 Product Version 10.0

```
(pin 847 88 -538 -160)
 (pin 847 89 -506 -160)
 (pin 847 90 -475 -160)
 (pin 847 91 -443 -160)
 (pin 847 92 -412 -160)
 (pin 847 93 -380 -160)
 (pin 847 94 -349 -160)
 (pin 847 95 -317 -160)
 (pin 847 96 -286 -160)
 (pin 847 97 -254 -160)
 (pin 847 98 -223 -160)
 (pin 847 99 -191 -160)
 (pin 847 100 -160 -160)
(image plcc20
 (pin 763 1 0 0)
 (pin 763 2 50 0)
 (pin 763 3 100 0)
 (pin 784 4 175 75)
 (pin 784 5 175 125)
 (pin 784 6 175 175)
 (pin 784 7 175 225)
 (pin 784 8 175 275)
 (pin 763 9 100 350)
 (pin 763 10 50 350)
 (pin 763 11 0 350)
 (pin 763 12 -50 350)
 (pin 763 13 -100 350)
 (pin 784 14 -175 275)
 (pin 784 15 -175 225)
 (pin 784 16 -175 175)
 (pin 784 17 -175 125)
 (pin 784 18 -175 75)
 (pin 763 19 -100 0)
 (pin 763 20 -50 0)
(image qfp84
 (pin 724 1 0 0)
 (pin 724 2 0 50)
 (pin 724 3 0 100)
 (pin 724 4 0 150)
```

```
(pin 724 5 0 200)
(pin 724 6 0 250)
(pin 724 7 0 300)
(pin 724 8 0 350)
(pin 724 9 0 400)
(pin 724 10 0 450)
(pin 724 11 0 500)
(pin 703 12 -67 567)
(pin 703 13 -117 567)
(pin 703 14 -167 567)
(pin 703 15 -217 567)
(pin 703 16 -267 567)
(pin 703 17 -317 567)
(pin 703 18 -367 567)
(pin 703 19 -417 567)
(pin 703 20 -467 567)
(pin 703 21 -517 567)
(pin 703 22 -567 567)
(pin 703 23 -617 567)
(pin 703 24 -667 567)
(pin 703 25 -717 567)
(pin 703 26 -767 567)
(pin 703 27 -817 567)
(pin 703 28 -867 567)
(pin 703 29 -917 567)
(pin 703 30 -967 567)
(pin 703 31 -1017 567)
(pin 703 32 -1067 567)
(pin 724 33 -1134 500)
(pin 724 34 -1134 450)
(pin 724 35 -1134 400)
(pin 724 36 -1134 350)
(pin 724 37 -1134 300)
(pin 724 38 -1134 250)
(pin 724 39 -1134 200)
(pin 724 40 -1134 150)
(pin 724 41 -1134 100)
(pin 724 42 -1134 50)
(pin 724 43 -1134 0)
(pin 724 44 -1134 -50)
(pin 724 45 -1134 -100)
```

Sample Files

```
(pin 724 46 -1134 -150)
(pin 724 47 -1134 -200)
(pin 724 48 -1134 -250)
(pin 724 49 -1134 -300)
(pin 724 50 -1134 -350)
(pin 724 51 -1134 -400)
(pin 724 52 -1134 -450)
(pin 724 53 -1134 -500)
(pin 703 54 -1067 -567)
(pin 703 55 -1017 -567)
(pin 703 56 -967 -567)
(pin 703 57 -917 -567)
(pin 703 58 -867 -567)
(pin 703 59 -817 -567)
(pin 703 60 -767 -567)
(pin 703 61 -717 -567)
(pin 703 62 -667 -567)
(pin 703 63 -617 -567)
(pin 703 64 -567 -567)
(pin 703 65 -517 -567)
(pin 703 66 -467 -567)
(pin 703 67 -417 -567)
(pin 703 68 -367 -567)
(pin 703 69 -317 -567)
(pin 703 70 -267 -567)
(pin 703 71 -217 -567)
(pin 703 72 -167 -567)
(pin 703 73 -117 -567)
(pin 703 74 -67 -567)
(pin 724 75 0 -500)
(pin 724 76 0 -450)
(pin 724 77 0 -400)
(pin 724 78 0 -350)
(pin 724 79 0 -300)
(pin 724 80 0 -250)
(pin 724 81 0 -200)
(pin 724 82 0 -150)
(pin 724 83 0 -100)
(pin 724 84 0 -50)
```

May 2000 155 Product Version 10.0

```
(image cap.01uf
 (pin 1030 1 0 0)
 (pin 1030 2 110 0)
(image qfp68
 (pin 703 1 0 0)
 (pin 703 2 50 0)
 (pin 703 3 100 0)
 (pin 703 4 150 0)
 (pin 703 5 200 0)
 (pin 703 6 250 0)
 (pin 703 7 300 0)
 (pin 703 8 350 0)
 (pin 703 9 400 0)
 (pin 724 10 467 67)
 (pin 724 11 467 117)
 (pin 724 12 467 167)
 (pin 724 13 467 217)
 (pin 724 14 467 267)
 (pin 724 15 467 317)
 (pin 724 16 467 367)
 (pin 724 17 467 417)
 (pin 724 18 467 467)
 (pin 724 19 467 517)
 (pin 724 20 467 567)
 (pin 724 21 467 617)
 (pin 724 22 467 667)
 (pin 724 23 467 717)
 (pin 724 24 467 767)
 (pin 724 25 467 817)
 (pin 724 26 467 867)
 (pin 703 27 400 934)
 (pin 703 28 350 934)
 (pin 703 29 300 934)
 (pin 703 30 250 934)
 (pin 703 31 200 934)
 (pin 703 32 150 934)
 (pin 703 33 100 934)
 (pin 703 34 50 934)
 (pin 703 35 0 934)
 (pin 703 36 -50 934)
```

```
(pin 703 37 -100 934)
 (pin 703 38 -150 934)
 (pin 703 39 -200 934)
 (pin 703 40 -250 934)
 (pin 703 41 -300 934)
 (pin 703 42 -350 934)
 (pin 703 43 -400 934)
 (pin 724 44 -467 867)
 (pin 724 45 -467 817)
 (pin 724 46 -467 767)
 (pin 724 47 -467 717)
 (pin 724 48 -467 667)
 (pin 724 49 -467 617)
 (pin 724 50 -467 567)
 (pin 724 51 -467 517)
 (pin 724 52 -467 467)
 (pin 724 53 -467 417)
 (pin 724 54 -467 367)
 (pin 724 55 -467 317)
 (pin 724 56 -467 267)
 (pin 724 57 -467 217)
 (pin 724 58 -467 167)
 (pin 724 59 -467 117)
 (pin 724 60 -467 67)
 (pin 703 61 -400 0)
 (pin 703 62 -350 0)
 (pin 703 63 -300 0)
 (pin 703 64 -250 0)
 (pin 703 65 -200 0)
 (pin 703 66 -150 0)
 (pin 703 67 -100 0)
 (pin 703 68 -50 0)
 (via_keepout (rect signal -400 100 400 850))
(image so24
 (pin 1052 1 0 0)
 (pin 1052 2 -50 0)
 (pin 1052 3 -100 0)
 (pin 1052 4 -150 0)
 (pin 1052 5 -200 0)
 (pin 1052 6 -250 0)
```

```
(pin 1052 7 -300 0)
 (pin 1052 8 -350 0)
 (pin 1052 9 -400 0)
 (pin 1052 10 -450 0)
 (pin 1052 11 -500 0)
 (pin 1052 12 -550 0)
 (pin 1052 13 -550 -350)
 (pin 1052 14 -500 -350)
 (pin 1052 15 -450 -350)
 (pin 1052 16 -400 -350)
 (pin 1052 17 -350 -350)
 (pin 1052 18 -300 -350)
 (pin 1052 19 -250 -350)
 (pin 1052 20 -200 -350)
 (pin 1052 21 -150 -350)
 (pin 1052 22 -100 -350)
 (pin 1052 23 -50 -350)
 (pin 1052 24 0 -350)
(padstack 402
 (shape (circ signal 30))
(padstack 868
 (shape (rect L1 -62 -8 62 8))
(padstack 847
 (shape (rect L1 -8 -62 8 62))
(padstack 763
(shape (rect L1 -12 -40 12 40))
(padstack 784
(shape (rect L1 -40 -12 40 12))
(padstack 703
 (shape (rect L1 -15 -35 15 35))
(padstack 724
 (shape (rect L1 -35 -15 35 15))
```

```
(padstack 1083
  (shape (rect L1 -30 -40 30 40))
)
(padstack 805
  (shape (rect L1 -40 -30 40 30))
)
(padstack 1030
  (shape (rect L6 -40 -30 40 30))
)
(padstack 1104
  (shape (rect L6 -40 -30 40 30))
)
(padstack 1052
  (shape (rect L1 -13 -40 13 40))
)
(padstack VIA
  (shape (circ signal 30))
)
# End of library data
```

#### **Network Data**

```
# Network data for Sample PCB
 (network
  (net GND
   (pins U75-7 U75-6 U75-5 U75-4 U75-3 U75-2 U115-16
          U115-15 U115-14 U115-13 U115-12 U37-5 U30-24
          U30-23 U30-22 U76-71 U76-70 U76-68 U76-67 U76-66
          U76-63 U30-20 U89-10 U89-9 U89-8 U89-4 U76-84
         U76-83 U76-82 U76-80 U71-51 U71-50 U71-46 U71-44
         U71-43 U71-41 U71-40 U71-39 U71-38)
   (rule (width 16))
  )
  (net VDD
   (pins U101-11 U101-10 U101-8 U101-6 U101-3 U100-20
          U100-13 U71-95 U71-94 U71-93 U71-92 U71-91 U71-90
          U71-89 U71-88 U17-19 U17-16 U17-15 U17-14 U17-13
          U17-11 U17-10 U97-16 U97-14 U97-13 U97-11 U97-10
         U97-4 U97-3 U42-7 U42-4 U42-1 U37-20 U37-18 U37-15
          U37-14 U37-13 U42-20 U42-19 U42-18 U42-17 U42-16
         U42-15 U42-14)
   (rule (width 16))
  )
```

```
(net VCC
 (pins U71-16 U71-14 U71-13 U71-6 U71-4 U71-2 U71-1
       U42-13 U42-12 )
(rule (width 16))
(net CPU-D/C#
 (pins U71-11 U89-2 U102-8)
(net CPU-M/IO#
(pins U71-15 U89-1 U102-7)
(net MC-BD2
(pins U76-39 U74-18 U30-2 U114-9)
(net MC-BD3
(pins U76-38 U74-19 U30-1 U97-5)
(net MC-BD5
(pins U76-36 U74-22 U30-5 U17-7)
(net MC-BD7
(pins U76-34 U74-24 U30-8 U75-71)
(net CPU-W/R#
(pins U71-12 U89-3 U102-9)
(net CLK2B
(pins U115-1 U100-1)
(net MC-BD0
(pins U76-42 U74-16 U30-10 U37-19)
(net MC-BD1
(pins U76-41 U74-17 U30-14 U75-35)
(net MC-BD4
(pins U76-37 U74-20 U30-18 U75-38)
(net MC-BD6
(pins U76-35 U74-23 U30-16 U75-41)
```

```
(net CPU-RESET
 (pins U89-6 U17-6)
(net CPU-HLDA
(pins U89-5 U17-12 U75-22)
(net LCL-CMD#
 (pins U102-17 U100-2)
(net MC-CMD#
(pins U74-6 U100-5)
(net DCD-INT-ACK#
 (pins U94-3 U89-19)
(net SA0
(pins U76-52 U75-52)
(net SA1
(pins U76-53 U75-53)
(net SA2
(pins U71-3 U75-54)
(net MC-TO-MEMB#
(pins U42-9 U100-3)
(net LBC-TO-MEM#
 (pins U42-5 U100-4)
(net SBUS3
 (pins U42-8 U100-15)
(net MEM-CMD#
 (pins U71-21 U100-12)
(net MEM-M/IO#
 (pins U71-9 U100-14)
(net MEM-ALE#
 (pins U71-20 U100-16)
```

```
(net MEM-S0#
 (pins U71-7 U100-17)
 (net MEM-S1#
 (pins U71-8 U100-18)
 (net Q9
 (pins U97-18 U102-10)
(net Q8
 (pins U94-18 U97-8 U100-8)
(net CLKA#
  (pins U17-18 U102-12 U101-9)
 (net LEPB-ADS#
 (pins U102-6 U101-2)
 (net SYS-RESET#
 (pins U76-29 U101-4)
 (net CONVERT#
 (pins U102-5 U101-12)
 (net Q2
 (pins U102-4 U97-12 U71-76 U114-20)
 (fromto U102-4 U71-76 (rule (width 5)))
 (fromto U71-76 U97-12 (rule (width 6)))
 (fromto U97-12 U114-20 (rule (width 7)))
 (net Q1
 (pins U102-18 U101-14 U76-33 U17-9)
 (net Q0
 (pins U102-2 U101-15 U76-40 U114-2)
 (net LCL-CH-RDY#
 (pins U17-2 U101-18)
```

```
(net CLKB
(pins U89-7 U17-17 U94-5)
(net POS-CARD-EN
(pins U74-43 U37-4)
(net GEN-CH-CHK#
 (pins U74-34 U75-14)
(net LCLL-S1#
 (pins U76-69 U42-3 U114-7 U75-58)
 (source U76-69)
 (load U75-58 U114-7)
 (terminator U42-3)
(rule (reorder daisy))
(net SD7
(pins U71-5 U76-51 U75-73)
(net SD6
(pins U71-53 U76-50 U114-17 U75-61)
(net SD5
(pins U71-62 U76-49 U75-79)
(net SD4
(order U71-87 U76-48 U114-11 U75-1)
(net SD2
(pins U71-98 U76-45 U75-9)
(net SD1
(pins U71-85 U76-44 U75-18)
(net SD0
(pins U71-45 U76-43 U75-43)
(net MC-BA0
(pins U76-32 U74-26 U75-32)
```

```
(net MCL-RD#
 (pins U76-27 U75-24)
(net SD3
 (pins U71-75 U76-47 U114-15 U75-47)
 (rule (reorder daisy))
 (net WATCH
 (pins U76-13 U75-77)
(net XA15
 (pins U71-24 U74-56)
(net XA14
  (pins U71-73 U74-57)
 (net XA13
 (pins U71-55 U74-58)
 (net XA12
 (pins U71-42 U74-59)
 (net MC-M/IO#
 (pins U74-3 U37-1)
 (net MC-S0#
 (pins U74-1 U37-2)
 (layer_rule L1 (rule (width 10)))
 (layer_rule L6 (rule (width 10)))
 (net MC-S1#
 (pins U74-2 U37-3)
 (net BLITZ-RDY
  (pins U71-68 U17-4)
 (net LCL-LEPB#
 (pins U97-17 U17-8)
 (layer_rule L1 (rule (width 10)))
 (layer_rule L6 (rule (width 10)))
 )
```

```
(net UPGD-PASS-A2
 (pins U75-70)
(net LCL-MCB#
(pins U76-79 U42-6 U115-3)
(net MC-CMDA#
 (pins U76-28 U115-8 U75-27)
(net LCL-REFRESH#
 (pins U71-52 U76-11 U100-9)
(net POS-IO0
 (pins U76-20 U74-39)
(net POS-IO1
 (pins U76-21 U74-37)
(net POS-IO3
 (pins U76-23 U74-35)
(net CPUL-W/R#
(pins U42-2 U115-4)
(net CLK2A
(pins U71-17 U97-1 U17-1)
(net LCL-CMDB#
 (pins U76-65 U75-57)
(net SA3
(pins U76-55 U75-55)
(net MC-BA1
 (pins U76-31 U74-27 U75-31)
(net MC-BA2
 (pins U76-30 U74-28 U75-30)
```

```
(net MC-BA3
 (pins U76-22 U74-33 U75-29)
(net SYS-RESET
 (pins U71-71 U75-69)
(net DCD-P94#
 (pins U71-28 U76-74)
(net DCD-MEM#
 (pins U71-33 U94-8)
(net CAS/RAS#
 (pins U71-57 U89-11)
(net SBUS1
 (pins U94-2 U74-9 U75-63)
     (net BUS-REQ#
 (pins U97-15 U74-10 U75-13)
(net BUS-GNT#
 (pins U97-19 U74-11)
(net POS-CONF-SEC
 (pins U76-73 U74-40 U75-15)
(net MC-CH-RST
 (pins U74-44 U75-16)
(net CLKC
 (pins U76-64 U75-64)
(net SBUS2
 (pins U94-6 U75-37)
(net ASSIST-NEEDE
 (pins U76-81 U75-80)
```

```
(net DCD-HLT-SHUT
 (pins U94-4 U89-18)
(net CLK2C
(pins U102-1 U101-1)
(rule (width 15))
(net CPU-IO#
(pins U94-1 U89-12)
(net DCD-CO-PROC#
 (pins U94-7 U89-17)
(net LCL-MC-DCD#
 (pins U97-9 U94-12)
(net LCL-SMP-DCD#
 (pins U97-7 U94-19)
(net LCL-MEM-DCD#
 (pins U97-6 U94-15)
(net DEL-LCL-MC-W
 (pins U42-11 U115-17)
(net LCL-SREG-DCD
 (pins U94-11 U75-59)
(net MC-SREG-DCD1
 (pins U76-24 U74-29 U37-16)
 (net_number 691)
(net MC-SREG-DCD#
 (pins U37-17 U75-23)
(net $20N98
(pins U71-49 U71-48 U71-47)
(net TEMP154
 (pins U71-70 U71-66 U71-61 U71-59)
```

```
(net MEM-ADS#
  (pins U71-22 U71-10)
 (net SPEC/NORM#
 (pins U89-16 U76-78)
 (net CTRLA-UPGD-P
  (pins U76-75 U74-8 U75-83)
 (net DEL-MC-TO-ME
  (pins U94-14 U101-19 U100-19)
 (net XDATA-0 (pins U101-7 U71-23))
 (net XDATA-3 (pins U71-18 U101-5))
 (class C1 SD6 XA13 CAS/RAS# TEMP154
        SD5 BLITZ-RDY SYS-RESET
         (rule (width 5) (reorder daisy))
 )
 (class C2 LCL-MC-DCD# LCL-SMP-DCD#
        LCL-MEM-DCD#
         (layer_rule L2 (rule (width 15)))
         (layer_rule L5 (rule (width 15)))
 )
)
```

#### **Prerouted Wiring Data**

```
(wire (path L1 80 65910 30000 66830 30000)
   (net SD2 )
  (type protect)
  (attr fanout))
(wire (path L6 80 65910 30000 106280 30000)
   (net SD2 )
   (type protect))
(wire (path L1 80 106280 30000 106110 30000 106110
          34860 107330 34860)
   (net SD2)
   (type protect)
   (attr fanout))
(via VIA 73910 18550 (net SD2)
   (type protect)
   (attr fanout) )
(via VIA 66510 19730 (net SD2)
   (type protect) )
(via VIA 65910 30000 (net SD2)
   (type protect)
   (attr fanout))
(via VIA 106280 30000 (net SD2)
   (type protect)
   (attr fanout) )
```

## Sample Design File with High Speed Rules

The following design file sample includes high speed rules and shows design, placement, library, network, and prerouted wiring types of data.

#### **Design Data**

```
(boundary
   (rect signal 6180 400 11000 3850)
  (via VIA)
  (grid via 1)
  (grid wire 1)
# Global, pcb rules
  (rule
   (width 8)
   (clear 8)
   (clear 16 (type wire_area ))
   (clear 12 (type via_smd via_pin))
  (layer L1 (type signal) (direction vert))
  (layer L2 (type signal) (direction hori) (rule (width 6)))
  (layer L3 (type power) (use_net GND))
  (layer L4 (type power) (use_net VDD VCC))
  (layer L5 (type signal) (direction vert) (rule (width 6)))
  (layer L6 (type signal) (direction hori))
  (keepout (rect signal 6192 942 8011 402))
  (keepout (rect L1 7980 625 10991 402))
  (keepout (rect L6 6186 3847 6391 905))
  (via_keepout (rect signal 8129 2537 9277 2407))
  (plane VDD
   (polygon L4 0 6180 400 6180 3850 7100 3850 7100
          400 6180 400)
  (plane VCC
   (polygon L4 0 7150 400 7150 3850 11000 3850 11000
          400 7150 400)
  (plane GND
  (polygon L3 0 6180 400 6180 3850 11000 3850 11000
          400 6180 400)
```

#### **Placement Data**

```
# The following are component instances for the PCB.
(placement
 (unit MIL)
 (component cap.01uf
  (place c1 9273.0000 1514.0000 front
  (place c2 8334.0000 1508.0000 front
  (place c3 8439.0000 729.0000 front 0)
  (place c4 10443.0000 720.0000 front 0)
  (place c5 10452.0000 2103.0000 front
  (place c6 8334.0000 2077.0000 front
  (place c7 7284.0000 1263.0000 front
  (place c8 6794.0000 1893.0000 front
  (place c9 10443.0000 2707.0000 front 0)
  (place c10 9805.0000 3468.0000 front 0)
  (place c11 7494.0000 2742.0000 front 0)
  (place c12 6978.0000 3442.0000 front 0)
 (component plcc20
  (place U17 10500.0000 725.0000 front
  (place U37 9100.0000 725.0000 front
  (place U42 9800.0000 1325.0000 front 0)
  (place U89 9800.0000 725.0000 front 0)
  (place U94 9100.0000 1325.0000 front 0)
  (place U97 8400.0000 1325.0000 front 0)
  (place U100 10500.0000 1925.0000 front 0)
  (place U101 8400.0000 1925.0000 front 0)
  (place U102 9100.0000 1925.0000 front
  (place U114 10500.0000 1325.0000 front 0)
  (place U115 9800.0000 1925.0000 front
 (component qfp68
  (place U74 8650.0000 2733.0000 front 0)
 (component qfp84
  (place U75 10733.0000 3086.0000 front 0)
  (place U76 7817.0000 3100.0000 front 0)
 )
```

```
(component qfp100
  (place U71 7638.0000 1197.0000 front 0)
)
(component so24
  (place U30 8600.0000 1075.0000 front 0)
)
#
# End of placement data
#
```

#### **Library Data**

#The following library statement defines an image named #qfp100. The first pin statement defines a pin that uses #padstack 868. The pin name is 1. The pin is located at #coordinates X=0, Y=0.

#All pin locations defined in this section are offset from the #location defined by the place statement found earlier in the #file. The padstack definitions are included in the library #section. The second pin statement also uses padstack 868, #names the pin 2, and specifies a location offset.

```
(library
 (image qfp100
  (pin 868 1 0 0)
  (pin 868 2 0 31)
  (pin 868 3 0 63)
  (pin 868 4 0 94)
  (pin 868 5 0 126)
  (pin 868 6 0 157)
  (pin 868 7 0 189)
  (pin 868 8 0 220)
  (pin 868 9 0 252)
  (pin 868 10 0 283)
  (pin 868 11 0 315)
  (pin 868 12 0 346)
  (pin 868 13 0 378)
  (pin 868 14 0 409)
  (pin 868 15 0 441)
  (pin 868 16 0 472)
```

(pin		17	0 504)
(pin	868	18	0 535)
(pin	868	19	0 567)
(pin	868	20	0 598)
(pin	868	21	0 630)
(pin	868	22	0 661)
(pin	868	23	0 693)
(pin	868	24	0 724)
(pin	868	25	0 756)
(pin	847	26	-160 916)
(pin	847	27	-191 916)
(pin	847	28	-223 916)
(pin	847	29	-254 916)
(pin	847	30	-286 916)
(pin	847	31	-317 916)
(pin	847	32	-349 916)
(pin	847	33	-380 916)
(pin	847	34	-412 916)
(pin	847	35	-443 916)
(pin	847	36	-475 916)
(pin	847	37	-506 916)
(pin	847	38	-538 916)
(pin	847	39	-569 916)
(pin	847	40	-601 916)
(pin	847	41	-632 916)
(pin	847	42	-664 916)
(pin	847	43	-695 916)
(pin	847	44	-727 916)
(pin	847	45	-758 916)
(pin		46	
(pin	847	47	-821 916)
(pin	847	48	-853 916)
(pin	847	49	-884 916)
(pin	847	50	-916 916)
(pin	868	51	-1076 756)
(pin	868	52	-1076 724)
(pin			-1076 693)
			-1076 661)
(pin			-1076 630)
(pin	868	56	-1076 598)

(pin 868 57 -1076 567)

May 2000 173 Product Version 10.0

(pin	868	58	-1076	535)
(pin	868	59	-1076	504)
(pin	868	60	-1076	472)
(pin	868	61	-1076	441)
(pin	868	62	-1076	409)
(pin	868	63	-1076	378)
(pin	868	64	-1076	346)
(pin	868	65	-1076	315)
(pin	868	66	-1076	283)
(pin	868	67	-1076	252)
(pin	868	68	-1076	220)
(pin	868	69	-1076	189)
(pin	868	70	-1076	157)
(pin	868	71	-1076	126)
(pin	868	72	-1076	94)
(pin	868	73	-1076	63)
(pin	868	74	-1076	31)
(pin	868	75	-1076	0)
(pin	847	76	-916 -	-160)
(pin	847	77	-884 -	-160)
(pin	847	78	-853 -	-160)
(pin	847	79	-821 -	-160)
(pin	847	80	-790 -	-160)
(pin	847	81	-758 -	-160)
(pin	847	82	-727 -	-160)
(pin	847	83	-695 -	-160)
(pin	847	84	-664 -	-160)
(pin	847	85	-632 -	-160)
(pin	847	86	-601 -	-160)
(pin	847	87	-569 -	-160)
(pin	847	88	-538 -	-160)
(pin	847	89	-506 -	-160)
(pin	847	90	-475 -	-160)
(pin	847	91	-443 -	-160)
(pin	847	92	-412 -	-160)
(pin	847	93	-380 -	-160)
(pin	847	94	-349 -	-160)
(pin	847	95	-317 -	-160)
(pin	847	96	-286 -	-160)
(pin	847	97	-254 -	-160)
(pin	847	98	-223 -	-160)

May 2000 174 Product Version 10.0

```
(pin 847 99 -191 -160)
 (pin 847 100 -160 -160)
(image plcc20
 (pin 763 1 0 0)
 (pin 763 2 50 0)
 (pin 763 3 100 0)
 (pin 784 4 175 75)
 (pin 784 5 175 125)
 (pin 784 6 175 175)
 (pin 784 7 175 225)
 (pin 784 8 175 275)
 (pin 763 9 100 350)
 (pin 763 10 50 350)
 (pin 763 11 0 350)
 (pin 763 12 -50 350)
 (pin 763 13 -100 350)
 (pin 784 14 -175 275)
 (pin 784 15 -175 225)
 (pin 784 16 -175 175)
 (pin 784 17 -175 125)
 (pin 784 18 -175 75)
 (pin 763 19 -100 0)
 (pin 763 20 -50 0)
(image qfp84
 (pin 724 1 0 0)
 (pin 724 2 0 50)
 (pin 724 3 0 100)
 (pin 724 4 0 150)
 (pin 724 5 0 200)
 (pin 724 6 0 250)
 (pin 724 7 0 300)
 (pin 724 8 0 350)
 (pin 724 9 0 400)
 (pin 724 10 0 450)
 (pin 724 11 0 500)
 (pin 703 12 -67 567)
 (pin 703 13 -117 567)
 (pin 703 14 -167 567)
 (pin 703 15 -217 567)
```

(pin	703	16	-267	567)
(pin	703	17	-317	567)
(pin	703	18	-367	567)
(pin	703	19	-417	567)
(pin	703	20	-467	567)
(pin	703	21	-517	567)
(pin	703	22	-567	567)
(pin	703	23	-617	567)
(pin	703	24	-667	567)
(pin	703	25	-717	567)
(pin	703	26	-767	567)
(pin	703	27	-817	567)
(pin	703	28	-867	567)
(pin	703	29	-917	567)
(pin	703	30	-967	567)
(pin	703	31	-1017	7 567)
(pin	703	32	-1067	7 567)
(pin	724	33	-1134	1 500)
(pin	724	34	-1134	450)
(pin	724	35	-1134	400)
(pin	724	36	-1134	1 350)
(pin	724	37	-1134	1 300)
(pin	724	38	-1134	
(pin	724	39	-1134	1 200)
(pin	724	40	-1134	150)
(pin	724	41	-1134	100)
(pin	724	42	-1134	150)
(pin	724	43	-1134	10)
(pin	724	44	-1134	
(pin	724	45	-1134	1 -100)
(pin	724	46	-1134	1 -150)
			-1134	
				1 -250)
(pin	724	49	-1134	1 -300)
(pin	724	50	-1134	1 -350)
(pin	724	51	-1134	1 -400)
(pin				
(pin				1 -500)
(pin				7 –567)
(pin				7 –567)
(pin	703	56	-967	-567)

```
(pin 703 57 -917 -567)
 (pin 703 58 -867 -567)
 (pin 703 59 -817 -567)
 (pin 703 60 -767 -567)
 (pin 703 61 -717 -567)
 (pin 703 62 -667 -567)
 (pin 703 63 -617 -567)
 (pin 703 64 -567 -567)
 (pin 703 65 -517 -567)
 (pin 703 66 -467 -567)
 (pin 703 67 -417 -567)
 (pin 703 68 -367 -567)
 (pin 703 69 -317 -567)
 (pin 703 70 -267 -567)
 (pin 703 71 -217 -567)
 (pin 703 72 -167 -567)
 (pin 703 73 -117 -567)
 (pin 703 74 -67 -567)
 (pin 724 75 0 -500)
 (pin 724 76 0 -450)
 (pin 724 77 0 -400)
 (pin 724 78 0 -350)
 (pin 724 79 0 -300)
 (pin 724 80 0 -250)
 (pin 724 81 0 -200)
 (pin 724 82 0 -150)
 (pin 724 83 0 -100)
 (pin 724 84 0 -50)
(image cap.01uf
 (pin 1030 1 0 0)
 (pin 1030 2 110 0)
(image qfp68
 (pin 703 1 0 0)
 (pin 703 2 50 0)
 (pin 703 3 100 0)
 (pin 703 4 150 0)
 (pin 703 5 200 0)
 (pin 703 6 250 0)
 (pin 703 7 300 0)
```

Sample Files

```
(pin 703 8 350 0)
(pin 703 9 400 0)
(pin 724 10 467 67)
(pin 724 11 467 117)
(pin 724 12 467 167)
(pin 724 13 467 217)
(pin 724 14 467 267)
(pin 724 15 467 317)
(pin 724 16 467 367)
(pin 724 17 467 417)
(pin 724 18 467 467)
(pin 724 19 467 517)
(pin 724 20 467 567)
(pin 724 21 467 617)
(pin 724 22 467 667)
(pin 724 23 467 717)
(pin 724 24 467 767)
(pin 724 25 467 817)
(pin 724 26 467 867)
(pin 703 27 400 934)
(pin 703 28 350 934)
(pin 703 29 300 934)
(pin 703 30 250 934)
(pin 703 31 200 934)
(pin 703 32 150 934)
(pin 703 33 100 934)
(pin 703 34 50 934)
(pin 703 35 0 934)
(pin 703 36 -50 934)
(pin 703 37 -100 934)
(pin 703 38 -150 934)
(pin 703 39 -200 934)
(pin 703 40 -250 934)
(pin 703 41 -300 934)
(pin 703 42 -350 934)
(pin 703 43 -400 934)
(pin 724 44 -467 867)
(pin 724 45 -467 817)
(pin 724 46 -467 767)
(pin 724 47 -467 717)
(pin 724 48 -467 667)
```

May 2000 178 Product Version 10.0

```
(pin 724 49 -467 617)
 (pin 724 50 -467 567)
 (pin 724 51 -467 517)
 (pin 724 52 -467 467)
 (pin 724 53 -467 417)
 (pin 724 54 -467 367)
 (pin 724 55 -467 317)
 (pin 724 56 -467 267)
 (pin 724 57 -467 217)
 (pin 724 58 -467 167)
 (pin 724 59 -467 117)
 (pin 724 60 -467 67)
 (pin 703 61 -400 0)
 (pin 703 62 -350 0)
 (pin 703 63 -300 0)
 (pin 703 64 -250 0)
 (pin 703 65 -200 0)
 (pin 703 66 -150 0)
 (pin 703 67 -100 0)
 (pin 703 68 -50 0)
 (via_keepout (rect signal -400 100 400 850))
)
(image so24
 (pin 1052 1 0 0)
 (pin 1052 2 -50 0)
 (pin 1052 3 -100 0)
 (pin 1052 4 -150 0)
 (pin 1052 5 -200 0)
 (pin 1052 6 -250 0)
 (pin 1052 7 -300 0)
 (pin 1052 8 -350 0)
 (pin 1052 9 -400 0)
 (pin 1052 10 -450 0)
 (pin 1052 11 -500 0)
 (pin 1052 12 -550 0)
 (pin 1052 13 -550 -350)
 (pin 1052 14 -500 -350)
 (pin 1052 15 -450 -350)
 (pin 1052 16 -400 -350)
 (pin 1052 17 -350 -350)
 (pin 1052 18 -300 -350)
```

```
(pin 1052 19 -250 -350)
 (pin 1052 20 -200 -350)
 (pin 1052 21 -150 -350)
 (pin 1052 22 -100 -350)
 (pin 1052 23 -50 -350)
 (pin 1052 24 0 -350)
(padstack 402
 (shape (circ signal 30))
(padstack 868
 (shape (rect L1 -62 -8 62 8))
(padstack 847
 (shape (rect L1 -8 -62 8 62))
(padstack 763
 (shape (rect L1 -12 -40 12 40))
(padstack 784
 (shape (rect L1 -40 -12 40 12))
(padstack 703
 (shape (rect L1 -15 -35 15 35))
(padstack 724
 (shape (rect L1 -35 -15 35 15))
(padstack 1083
(shape (rect L1 -30 -40 30 40))
(padstack 805
(shape (rect L1 -40 -30 40 30))
(padstack 1030
(shape (rect L6 -40 -30 40 30))
(padstack 1104
 (shape (rect L6 -40 -30 40 30))
```

```
(padstack 1052
  (shape (rect L1 -13 -40 13 40))
)
  (padstack VIA
   (shape (circ signal 30))
)
)
#
# End of library data
#
```

#### **Network data**

```
(network
 (net GND
  (pins U75-7 U75-6 U75-5 U75-4 U75-3 U75-2 U115-16
         U115-15 U115-14 U115-13 U115-12 U37-5 U30-24
        U30-23 U30-22 U76-71 U76-70 U76-68 U76-67 U76-66
        U76-63 U30-20 U89-10 U89-9 U89-8 U89-4 U76-84
        U76-83 U76-82 U76-80 U71-51 U71-50 U71-46 U71-44
        U71-43 U71-41 U71-40 U71-39 U71-38)
  (rule (width 16))
 (net VDD
  (pins U101-11 U101-10 U101-8 U101-6 U101-3 U100-20
         U100-13 U71-95 U71-94 U71-93 U71-92 U71-91 U71-90
         U71-89 U71-88 U17-19 U17-16 U17-15 U17-14 U17-13
        U17-11 U17-10 U97-16 U97-14 U97-13 U97-11 U97-10
        U97-4 U97-3 U42-7 U42-4 U42-1 U37-20 U37-18 U37-15
        U37-14 U37-13 U42-20 U42-19 U42-18 U42-17 U42-16
        U42-15 U42-14)
  (rule (width 16))
 (net VCC
  (pins U71-16 U71-14 U71-13 U71-6 U71-4 U71-2 U71-1
        U42-13 U42-12 )
  (rule (width 16))
 (net CPU-D/C#
  (pins U71-11 U89-2 U102-8)
 (net CPU-M/IO#
  (pins U71-15 U89-1 U102-7)
 )
```

Sample Files

```
(net MC-BD2
(pins U76-39 U74-18 U30-2 U114-9)
(net MC-BD3
(pins U76-38 U74-19 U30-1 U97-5)
(net MC-BD5
(pins U76-36 U74-22 U30-5 U17-7)
(net MC-BD7
(pins U76-34 U74-24 U30-8 U75-71)
(net CPU-W/R#
(pins U71-12 U89-3 U102-9)
(net CLK2B
(pins U115-1 U100-1)
(net MC-BD0
(pins U76-42 U74-16 U30-10 U37-19)
(net MC-BD1
(pins U76-41 U74-17 U30-14 U75-35)
(net MC-BD4
(pins U76-37 U74-20 U30-18 U75-38)
(net MC-BD6
(pins U76-35 U74-23 U30-16 U75-41)
(net CPU-RESET
(pins U89-6 U17-6)
(net CPU-HLDA
(pins U89-5 U17-12 U75-22)
(net LCL-CMD#
(pins U102-17 U100-2)
```

```
(net MC-CMD#
 (pins U74-6 U100-5)
(net DCD-INT-ACK#
(pins U94-3 U89-19)
(net SA0
 (pins U76-52 U75-52)
(net SA1
(pins U76-53 U75-53)
(net SA2
 (pins U71-3 U75-54)
(net MC-TO-MEMB#
 (pins U42-9 U100-3) (circuit (shield on (use_net GND)))
(net LBC-TO-MEM#
 (pins U42-5 U100-4)
(net SBUS3
(pins U42-8 U100-15)
(net MEM-CMD#
(pins U71-21 U100-12)
(net MEM-M/IO#
 (pins U71-9 U100-14)
(net MEM-ALE#
 (pins U71-20 U100-16)
(net MEM-S0#
 (pins U71-7 U100-17)
(net MEM-S1#
 (pins U71-8 U100-18)
```

```
(net Q9
 (pins U97-18 U102-10)
(net Q8
 (pins U94-18 U97-8 U100-8)
(net CLKA#
  (pins U17-18 U102-12 U101-9)
(net LEPB-ADS#
 (pins U102-6 U101-2)
(net SYS-RESET#
 (pins U76-29 U101-4)
 (net CONVERT#
 (pins U102-5 U101-12)
 (net Q2
 (pins U102-4 U97-12 U71-76 U114-20)
  (fromto U102-4 U71-76 (rule (width 5)))
 (fromto U71-76 U97-12 (rule (width 6)))
 (fromto U97-12 U114-20 (rule (width 7)))
 (net Q1
 (pins U102-18 U101-14 U76-33 U17-9)
 (net Q0
 (pins U102-2 U101-15 U76-40 U114-2)
 (net LCL-CH-RDY#
 (pins U17-2 U101-18)
 (net CLKB
 (pins U89-7 U17-17 U94-5)
 (net POS-CARD-EN
 (pins U74-43 U37-4)
```

```
(net GEN-CH-CHK#
(pins U74-34 U75-14)
(net LCLL-S1#
 (pins U76-69 U42-3 U114-7 U75-58)
 (source U76-69)
 (load U75-58 U114-7)
 (terminator U42-3)
(rule (reorder daisy))
(net SD7
(pins U71-5 U76-51 U75-73)
(net SD6
 (pins U71-53 U76-50 U114-17 U75-61)
(net SD5
(pins U71-62 U76-49 U75-79)
(net SD4
(order U71-87 U76-48 U114-11 U75-1)
(net SD2
(pins U71-98 U76-45 U75-9)
(net SD1
(pins U71-85 U76-44 U75-18)
(net SD0
(pins U71-45 U76-43 U75-43)
(net MC-BA0
(pins U76-32 U74-26 U75-32)
(net MCL-RD#
(pins U76-27 U75-24)
(net SD3
(pins U71-75 U76-47 U114-15 U75-47)
(rule (reorder daisy))
```

```
(net WATCH
(pins U76-13 U75-77)
(net XA15
(pins U71-24 U74-56)
(circuit (shield on (use_net GND)))
(net XA14
(pins U71-73 U74-57)
(net XA13
(pins U71-55 U74-58)
(net XA12
 (pins U71-42 U74-59)
(net MC-M/IO#
(pins U74-3 U37-1)
(net MC-S0#
 (pins U74-1 U37-2)
(layer_rule L1 (rule (width 10)))
(layer_rule L6 (rule (width 10)))
 (circuit (use_layer L1 L6))
(net MC-S1#
(pins U74-2 U37-3)
(net BLITZ-RDY
(pins U71-68 U17-4)
(net LCL-LEPB#
(pins U97-17 U17-8)
 (layer_rule L1 (rule (width 10)))
(layer_rule L6 (rule (width 10)))
(circuit (use_layer L1 L6))
(net UPGD-PASS-A2
(pins U75-70)
```

```
(net LCL-MCB#
(pins U76-79 U42-6 U115-3)
(net MC-CMDA#
(pins U76-28 U115-8 U75-27)
(net LCL-REFRESH#
(pins U71-52 U76-11 U100-9)
(net POS-IO0
(pins U76-20 U74-39)
(net POS-IO1
(pins U76-21 U74-37)
(net POS-IO3
(pins U76-23 U74-35)
(net CPUL-W/R#
(pins U42-2 U115-4)
(net CLK2A
(pins U71-17 U97-1 U17-1)
(net LCL-CMDB#
(pins U76-65 U75-57)
(net SA3
(pins U76-55 U75-55)
(net MC-BA1
(pins U76-31 U74-27 U75-31)
(net MC-BA2
(pins U76-30 U74-28 U75-30)
(net MC-BA3
(pins U76-22 U74-33 U75-29)
```

```
(net SYS-RESET
 (pins U71-71 U75-69)
(net DCD-P94#
(pins U71-28 U76-74)
(net DCD-MEM#
 (pins U71-33 U94-8)
(net CAS/RAS#
 (pins U71-57 U89-11)
(net SBUS1
 (pins U94-2 U74-9 U75-63)
(net BUS-REQ#
 (pins U97-15 U74-10 U75-13)
(net BUS-GNT#
 (pins U97-19 U74-11)
(net POS-CONF-SEC
(pins U76-73 U74-40 U75-15)
(net MC-CH-RST
 (pins U74-44 U75-16)
(net CLKC
 (pins U76-64 U75-64)
(net SBUS2
 (pins U94-6 U75-37)
(net ASSIST-NEEDE
 (pins U76-81 U75-80)
(net DCD-HLT-SHUT
 (pins U94-4 U89-18)
```

```
(net CLK2C
 (pins U102-1 U101-1)
(rule (width 15))
(net CPU-IO#
(pins U94-1 U89-12)
(net DCD-CO-PROC#
(pins U94-7 U89-17)
(net LCL-MC-DCD#
(pins U97-9 U94-12)
(net LCL-SMP-DCD#
 (pins U97-7 U94-19)
(net LCL-MEM-DCD#
 (pins U97-6 U94-15)
(net DEL-LCL-MC-W
(pins U42-11 U115-17)
(circuit (shield on (use_net GND)))
(net LCL-SREG-DCD
 (pins U94-11 U75-59)
(net MC-SREG-DCD1
 (pins U76-24 U74-29 U37-16)
(net_number 691)
(net MC-SREG-DCD#
(pins U37-17 U75-23)
(net $20N98
(pins U71-49 U71-48 U71-47)
(net TEMP154
 (pins U71-70 U71-66 U71-61 U71-59)
```

Sample Files

```
(net MEM-ADS#
   (pins U71-22 U71-10)
  (net SPEC/NORM#
   (pins U89-16 U76-78)
# The following nets have fast circuit (length, pair,
# parallel_segment, parallel_noise) rules.
  (net CTRLA-UPGD-P
   (pins U76-75 U74-8 U75-83)
   (circuit (length -1 5000))
  (net DEL-MC-TO-ME
   (pins U94-14 U101-19 U100-19)
   (circuit (length -1 5000))
  (net XDATA-0 (pins U101-7 U71-23))
  (net XDATA-3 (pins U71-18 U101-5))
  (pair (nets MEM-S1# MEM-S0#))
  (pair (nets CPU-M/IO# CPU-D/C#))
  (class C1 SD6 XA13 CAS/RAS# TEMP154
          SD5 BLITZ-RDY SYS-RESET
   (rule (width 5)(reorder daisy))
  (class C2 LCL-MC-DCD# LCL-SMP-DCD#
          LCL-MEM-DCD#
   (layer_rule L2 (rule (width 15)))
   (layer_rule L5 (rule (width 15)))
  (circuit (use_layer L2 L5))
  (class C3 LCL-MCB# MC-CMDA# LCL-REFRESH#)
  (class C4 SBUS1 BUS-REQ# BUS-GNT#
          POS-CONF-SEC)
  (class_class (classes C3 C4) (rule (parallel_segment (gap
  (limit 700)))
```

#### **Prerouted Wiring Data**

```
(wiring
 (resolution MIL 10)
# Net SD2
 (wire (path L1 80 74150 10370 74150 15280 74460 15280
          74460 18550 73910 18550)
    (net SD2 )
    (type protect)
    (attr fanout))
 (wire (path L6 80 73910 18550 73910 19730 66510 19730)
    (net SD2 )
    (type protect))
 (wire (path L1 80 66510 19730 65910 19730 65910 30000)
    (net SD2 )
    (type protect))
 (wire (path L1 80 65910 30000 66830 30000)
    (net SD2 )
    (type protect)
    (attr fanout))
 (wire (path L6 80 65910 30000 106280 30000)
    (net SD2 )
    (type protect))
 (wire (path L1 80 106280 30000 106110 30000 106110
          34860 107330 34860)
    (net SD2 )
    (type protect)
    (attr fanout))
 (via VIA 73910 18550 (net SD2 )
    (type protect)
   (attr fanout) )
 (via VIA 66510 19730 (net SD2 )
    (type protect) )
 (via VIA 65910 30000 (net SD2 )
    (type protect)
   (attr fanout) )
```

```
(via VIA 106280 30000 (net SD2 )
     (type protect)
     (attr fanout) )
```

# Index

A	attach descriptor padstack descriptor <u>74</u>
absolute	syntax <u>12</u>
padstack descriptor 74	attr
actual	wire shape descriptor 143
length descriptor 56	wire via descriptor 144
total delay descriptor 134	attr fanout
add_pins '	conductor shape descriptor 29
net pin changes descriptor 69	conductor via descriptor 29
added	average_pair_length
component status descriptor 28	control descriptor 30
all	
junction type descriptor 48	<b>-</b>
allow_antenna	В
testpoint rule descriptor 132	
allow_redundant_wiring	back
redundant wiring descriptor 101	bond shape descriptor 13
	definition 119
amp	family family spacing descriptor 37
current resolution descriptor 32	image descriptor 43
ancestor	image image spacing descriptor 45
ancestor file descriptor 12	place side descriptor 96
ancestor file descriptor	side descriptor 119
history descriptor 43	test point descriptor 131
syntax <u>12</u>	testpoint rule descriptor 132
antipad	back_only
color object descriptor 23	
antipad_gap	
clearance type descriptor 19	background
definition <u>21</u>	color object descriptor 23 balanced
aperture width descriptor	
path descriptor <u>89</u>	daisy type descriptor 32
polygon descriptor <u>97</u>	definition <u>32</u>
qarc descriptor 100	base_design
syntax <u>12</u>	session file descriptor 115
aperture_type	bbv_ctr2ctr
path descriptor 89	control descriptor 30
polygon descriptor 97	begin index descriptor
area	composite name list descriptor 28
object type descriptor 72	pin array descriptor <u>92</u>
place object descriptor 95	syntax <u>12</u>
array , — —	bend_keepout
pin array descriptor 92	keepout descriptor 48
ASCII	bit map filename descriptor
special character descriptor 120	pattern name descriptor 89
attach	syntax <u>90</u>
attach descriptor 12	body_body

family family spacing descriptor image image spacing descriptor bond bond shape descriptor 12 bond shape descriptor 68 syntax 12 wire descriptor 141 bond shape rotation descriptor bond shape descriptor 13 syntax 13 both family family spacing descriptor image descriptor 43 image image spacing descriptor place side descriptor 96 prefer place side descriptor 98 testpoint rule descriptor 132 bottom_layer_sel system variable descriptor 125 boundary boundary descriptor 72 boundary descriptor reserved layer name descriptor 108 structure descriptor 121 syntax 13 brickpat pattern name descriptor 89 bundle	capacitor physical property descriptor 92 room place rule object descriptor structure place rule object descriptor 122 case_sensitive parser descriptor 81 cct1 control descriptor 30 cct1a control descriptor 30 cctpat pattern name descriptor 89 center_center testpoint rule descriptor 132 character descriptor id descriptor 43 parser descriptor id descriptor 43 parser descriptor 81 string descriptor 121 syntax 15 checking trim descriptor control descriptor 30 syntax 15 checking_trim_by_pin checking_trim_by_pin checking trim descriptor 15 checkpat pattern name descriptor 89 circle circle descriptor 15 circle descriptor 15 circle descriptor
bundle descriptor 14 bundle descriptor network descriptor 69	shape descriptor 117 syntax 15 circuit
syntax 14 bundle id descriptor bundle descriptor 14 syntax 14	circuit descriptor 15 circuit descriptor class descriptor 17 fromto descriptor 40
buried_via_gap clearance type descriptor 19 definition 20 bus	group descriptor <u>42</u> group set descriptor <u>42</u> net descriptor <u>67</u> syntax <u>15</u>
wire shape descriptor 143	circuit descriptors circuit descriptor 15 syntax 15
C	class descriptor <u>17</u>
capacitance resolution descriptor design descriptor 33 syntax 14 capacitance_resolution	class descriptor class class descriptor network descriptor syntax 17 class descriptor
capacitance_resolution descriptor 14	network descriptor 69

syntax 17	syntax <u>23</u>
class id descriptor	color number descriptor
class class descriptor 17	color descriptor 23
class descriptor 17	syntax 23
classes descriptor 18	color object descriptor
region descriptor 102	color descriptor 23
syntax 18	syntax 23
class_class	colors
class class descriptor 17	color descriptor 23
classes	design file prototype 11
class class descriptor 17	column descriptor
classes descriptor 18	circuit descriptors 16
region descriptor 102	syntax 26
classes descriptor	command descriptor
syntax <u>18</u>	command group descriptor 26
clear	syntax $\frac{26}{}$
microvia descriptor 64	command group descriptor
clearance	syntax 26
clearance descriptor 19	comment
clearance descriptor	comment file descriptor 12
keepout descriptor 48	self descriptor 115
padstack descriptor 74	comment string descriptor
region descriptor 102	ancestor file descriptor 12
rule descriptors 113	self descriptor 115
syntax 19	syntax 27
clearance type descriptor	comp
clearance descriptor 19	cluster descriptor 22
syntax 19	testpoint rule descriptor 132
closed	comp_edge_center
shield loop descriptor 118	testpoint rule descriptor 132
cluster	comp_order
cluster descriptor 22	component order descriptor 27
cluster descriptor	complete_wire
floor plan descriptor 39	system variable descriptor 125
syntax 22	component
cluster id descriptor	component instance descriptor 27
cluster descriptor 22	logical part mapping descriptor 59
exclude descriptor 36	physical part mapping descriptor 91
include descriptor 46	component back
syntax 22	color object descriptor 23
cm	pattern object descriptor 90
dimension unit descriptor 34	component front
coax	color object descriptor 23
shield type descriptor 118	pattern object descriptor 90
color	component id descriptor
color descriptor 23	cluster descriptor 22
color descriptor	exclude descriptor 36
design descriptor 33	fromto descriptor 40
syntax 23	include descriptor 46
color name descriptor	logical part mapping descriptor 59
color descriptor 23	physical part mapping descriptor 91

	<b>4.1</b>
pin reference <u>93</u>	conflict_xtalk
placement reference descriptor <u>96</u>	system variable descriptor <u>125</u>
super place reference descriptor 123	connect
swap history descriptor <u>124</u>	padstack descriptor 74
syntax 27	wire guide descriptor 142
testpoint rule descriptor 132	wire shape descriptor 143
component instance descriptor	connections
placement descriptor 96	system variable descriptor 125
syntax 27	constant
component order descriptor	parser descriptor <u>81</u>
	contact
net descriptor <u>67</u>	
syntax <u>27</u>	wire via descriptor 144
topology descriptor 134	continuation character descriptor
component property descriptor	command group descriptor <u>26</u>
placement reference descriptor <u>96</u>	syntax <u>30</u>
syntax <u>27</u>	control
component status descriptor	control descriptor 30
placement reference descriptor <u>96</u>	control descriptor
syntax <u>28</u>	structure descriptor 121
composite	syntax <u>30</u>
composite name list descriptor 28	corner
composite name list descriptor	corner descriptor 31
class descriptor <u>17</u>	corner descriptor
group set descriptor 42	corner file 31
syntax <u>28</u>	syntax <u>31</u>
conductance resolution descriptor	corner file descriptor
design descriptor 33	syntax <u>31</u>
syntax <u>28</u>	corners
conductance_resolution	corner file descriptor 31
conductance resolution descriptor 28	cost
conductor shape descriptor	layer descriptor 51
image descriptor 43	cost descriptor
syntax 29	layer descriptor <u>51</u>
conductor via descriptor	syntax <u>31</u>
image descriptor 43	cost type descriptor
syntax 29	syntax <u>31</u>
conflict	created time
conflict file descriptor 30	ancestor file descriptor 12
conflict descriptor	self descriptor 115
conflict file descriptor 30	cross
syntax 30	conflict descriptor 30
conflict file descriptor	cost type descriptor 31
syntax 30	crosstalk_model
conflict_clearance	control descriptor 30
system variable descriptor 125	current resolution descriptor
conflict_crossing	design descriptor 33
system variable descriptor 125	syntax 32
conflict_length	current resolution
system variable descriptor 125	current resolution descriptor <u>32</u>
conflict_wire	current_wire
system variable descriptor 125	system variable descriptor 125
3 Y 3 LETTI YATTADIE UE 3 LIDIUT 1 L 2 J	37315111 Yallayic Uc3UliviUl 123

D	x0 descriptor 145 xstep descriptor 145
daiev	y coordinate descriptor 146
daisy	y0 descriptor 145
order type descriptor 73	ystep descriptor 146
daisy type descriptor	dimension unit descriptor
order type descriptor 73	resolution descriptor 108
syntax 32	syntax 34
date descriptor	unit descriptor 135
time stamp descriptor <u>134</u>	direction
degree descriptor	grid descriptor 41
syntax 33	layer descriptor 51
delay descriptor	testpoint rule descriptor 132
circuit descriptors 15	direction type descriptor
syntax <u>33</u>	layer descriptor 51
delay value	syntax 34
total delay descriptor <u>134</u>	directory
delay value descriptor	directory descriptor 35
delay descriptor 33	directory descriptor
match fromto delay descriptor <u>60</u>	library descriptor 58
match group delay descriptor 60	
match net delay descriptor 61	· · · · · · · · · · · · · · · · · · ·
syntax <u>33</u>	syntax 35
delete_pins	directory path name descriptor
net pin changes descriptor 69	directory descriptor 35
deleted	extra image directory descriptor 36
component status descriptor 28	syntax <u>35</u>
deleted_keepout	discrete
session structure descriptor 117	physical property descriptor 92
design descriptor	room place rule object descriptor 111
design file prototype <u>8</u>	structure place rule object
syntax <u>33</u>	descriptor 122
design file prototype	dotpat
syntax 8	pattern name descriptor 89
diaghatchpat	down
pattern name descriptor 89	pin width taper descriptor 94
diagonal	
direction type descriptor 34	
diameter descriptor	L
circle descriptor <u>15</u>	effective via legenthe descriptor
syntax <u>34</u>	effective via length descriptor
digit descriptor	rule descriptors 113
character descriptor <u>15</u>	syntax <u>35</u>
positive integer descriptor 98	effective_via_length
syntax 34	effective via length descriptor 35
user variable descriptor 136	electrical value descriptor
dimension descriptor	component property descriptor 27
syntax 34	syntax <u>35</u>
tandem noise descriptor 126	elongate_keepout
tandem segment descriptor 129	keepout descriptor 48
x coordinate descriptor 145	empty
	pattern name descriptor 89

end index descriptor	family family descriptor 36
composite name list descriptor 28	family_family_spacing
pin array descriptor 92	family family spacing descriptor 37
syntax <u>36</u>	fanout
error balance	wire shape descriptor 143
color object descriptor 23	wire via descriptor 144
error clearance	farad
color object descriptor 23	capacitance resolution descriptor 14
error crosstalk	ffarad
color object descriptor 23	capacitance resolution descriptor 14
error length	file
color object descriptor 23	file descriptor <u>37</u>
error placement	file descriptor
color object descriptor 23	design descriptor 33
exclude	syntax 37
exclude descriptor 36	file path name descriptor
exclude descriptor	ancestor file descriptor 12
room rule descriptor 111	file descriptor <u>37</u>
syntax <u>36</u> exit_direction	syntax <u>38</u>
definition 99	file prefix descriptor
	syntax <u>38</u> filename descriptor
expose net descriptor <u>67</u>	syntax <u>38</u>
expression descriptor	fit
syntax 36	via at smd descriptor 137
extra image directory descriptor	fix
library descriptor 58	fromto descriptor 40
syntax <u>36</u>	net descriptor 67
extra_image_directory	wire shape descriptor 143
extra image directory descriptor 36	wire via descriptor 144
3	fix component -
_	color object descriptor 23
F	flip style descriptor
	place control descriptor 95
family	syntax <u>38</u>
family family descriptor 36	flip_style
family property descriptor 37	flip style descriptor 38
family family descriptor	float descriptor
library descriptor <u>58</u>	numeric expression descriptor 71
syntax <u>36</u>	syntax 39
family family spacing descriptor	floor plan descriptor
family family descriptor 36	design descriptor 33
syntax <u>37</u>	session file descriptor 115
family id descriptor	syntax <u>39</u>
family family descriptor 36	floor_plan
family property descriptor 37	design file prototype 10
syntax <u>37</u>	floor plan descriptor 39
family property descriptor	forbidden
image property descriptor 45	cost descriptor 31
syntax <u>37</u> family_family	force to terminal point descriptor control descriptor 30
TATTING TATTING	

syntax <u>39</u>	gate pin id descriptor
force_to_terminal_point	part pin descriptor 89
definition 99	syntax <u>40</u>
force to terminal point descriptor 39	gate pin swap code descriptor
fraction descriptor	part pin descriptor 89
number descriptor 70	syntax 41
positive dimension descriptor 98	gate swap code descriptor
syntax <u>39</u>	part pin descriptor 89
free	syntax <u>41</u>
cost descriptor 31	gates
fromto	swap history descriptor 124
fromto descriptor <u>40, 103, 104, 105,</u>	grid
106	testpoint rule descriptor 132
fromto descriptor	via at smd descriptor 137
group descriptor 42	grid descriptor
net descriptor <u>67</u>	structure descriptor 121
syntax 40	syntax <u>41</u>
topology descriptor 134	grid major
wire pair descriptor 142	color object descriptor 23
front	grid major place
bond shape descriptor 13	color object descriptor 23
definition 119	grid major route
family family spacing descriptor 37	color object descriptor 23
image descriptor 43	grid place
image image spacing descriptor 45	color object descriptor 23
place side descriptor 96	grid descriptor 41
side descriptor 119	grid via
test point descriptor 131	color object descriptor 23
testpoint rule descriptor 132	grid descriptor 41
front_only	grid via_keepout
prefer place side descriptor 98	grid descriptor 41
	grid wire
•	grid descriptor 41
G	grid wiring
	color object descriptor 23
g	grid_snap
conductance resolution descriptor 28	grid descriptor 41
gap	gridpat
bundle descriptor 14	pattern name descriptor 89
net pair descriptor <u>68</u>	ground
parallel noise descriptor 77	net descriptor <u>67</u>
parallel segment descriptor 80	group
tandem noise descriptor 126	group descriptor 42
tandem segment descriptor 129	group descriptor
wire pair descriptor 142	network descriptor 69
gate	syntax <u>42</u>
placement reference descriptor 96	group id descriptor
gate id descriptor	group descriptor 42
part pin descriptor 89	group set descriptor 42
swap history descriptor 124	syntax <u>42</u>
svntax 40	group set descriptor

network descriptor 69 syntax 42	hour descriptor time stamp descriptor 134
group set id descriptor	time stamp descriptor 104
group set descriptor 42	
syntax 43	
group_set	
group set descriptor 42	id descriptor
guide	bundle id descriptor 14
color object descriptor 23	class id descriptor <u>18</u>
wire guide descriptor 142	cluster id descriptor 22
guides	color name descriptor 23
parser descriptor <u>81</u>	component id descriptor 27
	directory descriptor 35
11	family id descriptor 37
Н	file path name descriptor 38
	file prefix descriptor 38
hard	filename descriptor 38
exclude descriptor 36	gate id descriptor 40
include descriptor 46	gate pin id descriptor 40
height	group id descriptor 42
jumper descriptor 47	group set id descriptor 43
physical property descriptor 92	id descriptor <u>43</u>
room rule descriptor 111	image id descriptor <u>45</u> keepout descriptor <u>48</u>
high cost descriptor 31	layer name descriptor 51
highlight	logical part id descriptor 59
color object descriptor 23	net id descriptor 68
histogram grid	padstack id descriptor 76
color object descriptor 23	parser descriptor 81
histogram peak	part number descriptor 89
color object descriptor 23	pcb id descriptor 90
histogram segment .	physical part id descriptor 91
color object descriptor 23	pin id descriptor 93
history	pin prefix id descriptor 93
history descriptor 43	pin suffix descriptor 93
history descriptor	placement id descriptor <u>96</u>
session file descriptor 115	prefix descriptor 98
syntax 43	region id descriptor <u>102, 103, 104, 105</u>
horizdashpat	106
pattern name descriptor 89 horizontal	room id descriptor 110 session id descriptor 116
direction type descriptor 34	subgate id descriptor 122
permit orient descriptor 90	subgate id descriptor 122
horizpat	suffix descriptor 123
pattern name descriptor 89	syntax 43
horizwavepat	via array template id descriptor 137
pattern name descriptor 89	via id descriptor 138
host_cad	virtual pin name descriptor 139
parser descriptor <u>81</u>	image
host_version	image descriptor 43
parser descriptor <u>81</u>	image image descriptor 45

logical part mapping descriptor 59 physical part mapping descriptor> 91 image descriptor library descriptor 58 syntax 43 image id descriptor component instance descriptor 27 image descriptor 43 image image descriptor 45 logical part mapping descriptor 59 physical part mapping descriptor 91 syntax 45	room rule descriptor 111 syntax 46 include_pins_in_crosstalk control descriptor 30 index step descriptor pin array descriptor 92 syntax 47 inductance resolution descriptor design descriptor 33 syntax 46 inductance_resolution inductance resolution descriptor 46
image image descriptor library descriptor 58 syntax 45	insert testpoint rule descriptor 132 integer descriptor
image image place rule descriptor image image descriptor 45 syntax 45 image image spacing descriptor image image place rule descriptor 45	gate pin swap code descriptor 41 gate swap code descriptor 41 interlayer clearance descriptor 47 net descriptor 67 net out descriptor 68
syntax 45 image property descriptor family property descriptor 45 image descriptor 43 physical property descriptor 45 property value descriptor 45 syntax 45	numeric expression descriptor 71 pin type descriptor 93 sample window descriptor 114 subgate swap code descriptor 122 switch window descriptor 124 syntax 47 track id descriptor 135
image type descriptor syntax 46 image_conductor parser descriptor 81	value descriptor 136 inter_layer_clearance interlayer clearance descriptor 47 interlayer clearance descriptor
image_image descriptor 45 image_image_spacing	rule descriptors 113 syntax 47 iroute target
image image spacing descriptor 45 image_outline_clearance     testpoint rule descriptor 132 image_set	color object descriptor 23
structure place rule object descriptor 122 image_type	jumper jumper descriptor 47
grid descriptor 41 image type descriptor 46 room place rule object descriptor 111 structure place rule object descriptor 122	layer type descriptor 53 wire shape descriptor 143 wire via descriptor 144 jumper descriptor library descriptor 58
inch	syntax <u>47</u>
dimension unit descriptor 34 include	jumper layer definition 54
include descriptor 46	junction type descriptor
include descriptor	rule descriptors 113

syntax <u>48</u>	interlayer clearance descriptor 47
junction_type	layer pair descriptor <u>53</u>
junction type descriptor 48	layer rule descriptor <u>53</u>
, <u>-</u>	microvia descriptor 64
	net pair descriptor 68
K	path descriptor 89
	polygon descriptor 97
keepout	garc descriptor 100
keepout descriptor 48	rectangle descriptor 100
keepout descriptor	syntax <u>51</u>
image descriptor 43	wire pair descriptor 142
session structure descriptor 117	wire via descriptor 144
structure descriptor 121	layer name descriptor
syntax 48	circuit descriptors 16
keepout sequence number descriptor	grid descriptor 41
keepout descriptor 48	layer descriptor 51
session structure descriptor 117	layer id descriptor <u>51</u>
syntax <u>50</u>	syntax <u>51</u>
keepouts	layer noise weight descriptor
pattern object descriptor 90	structure descriptor 121
kg	syntax <u>51</u>
conductance resolution descriptor 28	layer number descriptor
kohm	color object descriptor 23
resistance resolution descriptor 108	pattern object descriptor 90
	syntax <u>53</u>
	layer pair descriptor
L	layer noise weight descriptor 51
•	syntax <u>53</u>
large	layer rule descriptor
physical property descriptor 92	class class descriptor 17
room place rule object descriptor 111	class descriptor 17
structure place rule object	fromto descriptor 40, 139
descriptor <u>122</u>	group descriptor 42
large_large	group set descriptor 42
opposite side descriptor <u>73</u>	net descriptor <u>67</u>
large_small	syntax <u>53</u>
opposite side descriptor 73	layer type descriptor
layer	layer descriptor <u>51</u>
bundle descriptor <u>14</u>	syntax <u>53</u>
layer descriptor <u>51</u>	layer weight descriptor
net pair descriptor <u>68</u>	layer pair descriptor <u>53</u>
wire pair descriptor 142	length factor descriptor <u>57</u>
layer descriptor	syntax <u>56</u>
structure descriptor 121	layer_depth
structure out descriptor 121	clearance type descriptor 19
syntax <u>51</u>	interlayor elegrance descriptor 47
layer id descriptor	interlayer clearance descriptor 47
	layer_noise_weight
bundle descriptor <u>14</u>	layer_noise_weight layer noise weight descriptor 51
	layer_noise_weight
bundle descriptor <u>14</u>	layer_noise_weight layer noise weight descriptor <u>51</u>

layer_rule layer rule descriptor 53	limit way descriptor rule descriptors 113
length	syntax <u>59</u>
jumper descriptor 47	limit_bends
layer descriptor 51	limit bends descriptor 58
length descriptor 56	limit_crossing
length amplitude descriptor	limit crossing descriptor <u>58</u>
rule descriptors 113	limit_vias
syntax <u>56</u>	limit vias descriptor <u>59</u>
length descriptor	limit_way
circuit descriptors 15	limit way descriptor <u>59</u>
syntax <u>56</u>	linear
length factor descriptor	noise accumulation descriptor 70
rule descriptors 113	linear_interpolation
syntax <u>57</u>	noise calculation descriptor 70
length gap descriptor	load
rule descriptors 113	net descriptor <u>67</u>
syntax <u>57</u>	lock_type
length_amplitude	placement reference descriptor 96
length amplitude descriptor <u>56</u>	locked_comp
length_factor	system variable descriptor 125
length factor descriptor <u>57</u>	logical part descriptor
length_gap	part library descriptor <u>84</u>
length gap descriptor <u>57</u>	syntax <u>59</u>
letter descriptor	logical part id descriptor
character descriptor <u>15</u>	logical part descriptor 59
syntax <u>57</u>	logical part mapping descriptor 59
user variable descriptor 136	placement reference descriptor <u>96</u>
library	syntax <u>59</u>
design file prototype 10	logical part mapping descriptor
library descriptor <u>58</u>	part library descriptor <u>84</u>
library descriptor	syntax <u>59</u>
design descriptor 33	logical_part
syntax <u>58</u>	logical part descriptor <u>59</u>
library out descriptor	placement reference descriptor <u>96</u>
route descriptor 112	logical_part_mapping
syntax <u>58</u>	logical part mapping descriptor <u>59</u>
library_out	low
library out descriptor <u>58</u>	cost descriptor 31
limit	
parallel segment descriptor <u>80</u>	R.A.
tandem segment descriptor <u>129</u>	M
limit bends descriptor	
rule descriptors 113	mamp
syntax <u>58</u>	current resolution descriptor 32
limit crossing descriptor	match fromto delay descriptor
rule descriptors 113	circuit descriptors 15
syntax <u>58</u>	syntax <u>60</u>
limit vias descriptor	match fromto length descriptor
rule descriptors <u>113</u>	circuit descriptors 15
syntax <u>59</u>	syntax <u>60</u>

match group delay descriptor circuit descriptors 15	delay descriptor 33 max_len
syntax <u>60</u>	testpoint rule descriptor 132
match group length descriptor	max_length
circuit descriptors <u>15</u>	pin width taper descriptor 94
syntax <u>61</u>	max_noise
match net delay descriptor	max noise descriptor <u>62</u>
circuit descriptors 15	max_restricted_layer_length
syntax <u>61</u>	max restricted layer length
match net length descriptor	descriptor <u>63</u>
circuit descriptors 15	max_stagger
syntax <u>61</u>	max stagger descriptor 63
match_fromto_delay	max_stub
match fromto delay descriptor 60	max stub descriptor 64
match_fromto_length	max_total_delay
match fromto length descriptor 60	total delay descriptor 134
match_group_delay	max_total_length
match group delay descriptor 60	total length descriptor <u>135</u>
match_group_length	max_total_vias
match group length descriptor 61	max total vias descriptor 64
match_net_delay	medium
match net delay descriptor 61	cost descriptor 31
match_net_length	mfarad
match net length descriptor 61	capacitance resolution descriptor 14
max amp descriptor	mg
length amplitude descriptor <u>56</u>	conductance resolution descriptor 28
syntax <u>62</u>	mhenry
max height descriptor	inductance resolution descriptor 46
jumper descriptor <u>47</u>	microvia
physical property descriptor 92	control descriptor 30
room rule descriptor 111	microvia descriptor
syntax <u>62</u>	syntax <u>64</u>
max length descriptor	via array template descriptor 137
length descriptor <u>56</u>	mid_driven
syntax <u>62</u>	daisy type descriptor 32
max noise descriptor	definition <u>32</u>
rule descriptors 113	mil
syntax <u>62</u>	dimension unit descriptor 34
max restricted layer length descriptor	min amp descriptor
circuit descriptors 16	length amplitude descriptor <u>56</u>
syntax <u>63</u>	syntax <u>65</u>
max stagger descriptor	min height descriptor
rule descriptors 113	room rule descriptor 111
syntax <u>63</u>	syntax <u>66</u>
max stub descriptor	min length descriptor
rule descriptors 113	length descriptor <u>56</u>
syntax <u>64</u>	syntax <u>66</u>
max total vias descriptor	min_delay
rule descriptors 113	delay descriptor 33
syntax <u>64</u>	min_gap
max_delay	via pattern descriptor 138

min_total_delay	syntax <u>67</u>
total delay descriptor 134	net id descriptor
min_total_length	bundle descriptor 14
total length descriptor 135	class descriptor 17
minus (-)	fromto descriptor 40
sign descriptor 119	layer descriptor 51
minute descriptor	net descriptor 67
time stamp descriptor 134	net out descriptor 68
mirror	net pair descriptor 68
mirror descriptor 66	net pin changes descriptor 69
mirror descriptor	plane descriptor 97
placement reference descriptor 96	region descriptor 102
syntax <u>66</u>	room rule descriptor 111
mirror_first	shield descriptor 117
flip style descriptor 38	supply pin descriptor 123
mixed	syntax <u>68</u>
layer type descriptor <u>53</u>	test net descriptor 131
mixed layer	wire shape descriptor 143
definition <u>54</u>	wire via descriptor 144
mm	net out descriptor
dimension unit descriptor 34	network out descriptor 70
mohm	syntax <u>68</u>
resistance resolution descriptor 108	net pair descriptor
month descriptor	pair descriptor 77
time stamp descriptor 134	syntax <u>68</u>
msec	net pin changes descriptor
time resolution descriptor 133	session file descriptor 115
mvolt	syntax <u>69</u>
voltage resolution descriptor 139	net_number
	net descriptor 67
N	net out descriptor <u>68</u>
14	net_pin_changes
nama dagarintar	net pin changes descriptor 69
name descriptor	nets
property value descriptor 99	bundle descriptor 14 net pair descriptor 68
syntax <u>66</u> near	net pair descriptor <u>68</u> network
conflict descriptor 30	design file prototype 10
negative_diagonal	network descriptor 69
direction type descriptor 34	network descriptor
net	design descriptor 33
fromto descriptor 40	syntax 69
net descriptor <u>67</u>	network out descriptor
net out descriptor 68	route descriptor 112
net pin changes descriptor 69	syntax 70
supply pin descriptor 123	network_out
test net descriptor 131	network out descriptor 70
wire shape descriptor 143	nfarad
wire via descriptor 144	capacitance resolution descriptor 14
net descriptor	nhenry
network descriptor 69	inductance resolution descriptor 46

no of large components descriptor syntax 70	off direction type descriptor 34
noexpose	off grid descriptor
net descriptor 67	control descriptor <u>30</u>
noise accumulation descriptor	syntax <u>72</u> off_center
control descriptor 30 syntax 70	cost type descriptor 31
noise calculation descriptor	off_grid
control descriptor 30	cost type descriptor 31
syntax 70	off grid descriptor 72
noise_accumulation	offset
noise accumulation descriptor 70	grid descriptor 41
noise_calculation	testpoint rule descriptor 132
noise calculation descriptor 70	ohm
none	resistance resolution descriptor 108
power fanout descriptor 98	one word string descriptor
normal	string expression description 121
fromto descriptor 40	open
net descriptor 67	shield loop descriptor 118
test type descriptor 133	opposite side descriptor
wire shape descriptor <u>143</u>	place rule descriptor 95
wire via descriptor <u>144</u>	room place rule descriptor 110
nsec	structure place rule descriptor 122
time resolution descriptor 133	syntax <u>73</u>
number descriptor	opposite_side
dimension descriptor 34	opposite side descriptor <u>73</u>
syntax 70	order
numeric binary operator descriptor	net descriptor 67
numeric expression descriptor 71	power fanout descriptor 98
syntax 70	order type descriptor
numeric expression descriptor	reorder descriptor 107
expression descriptor 36 numeric expression descriptor 71	syntax <u>73</u> orientation descriptor
syntax 71	permit orient descriptor 90
numeric unary operator descriptor	syntax 73
numeric expression descriptor 71	orthogonal
syntax 72	direction type descriptor 34
	orthohatchpat
	pattern name descriptor 89
0	outline
	outline descriptor 73
object type descriptor	outline descriptor
clearance type descriptor 19	image descriptor 43
interlayer_clearance descriptor 47	syntax <u>73</u>
syntax 72	overlap
wire guide descriptor 142	microvia descriptor 64
wire shape descriptor 143	
object_type	P
room place rule object descriptor 111	1
structure place rule object descriptor 122	nad via sito descriptor
ucscriptor 122	pad via site descriptor

padstack descriptor <u>74</u> syntax <u>77</u>	part library descriptor design descriptor 33
pad_body	syntax <u>84</u>
family family spacing descriptor 37	part number descriptor
image image spacing descriptor 45 pad_pad	placement reference 96 syntax 89
family family spacing descriptor 37	part pin descriptor
image image spacing descriptor 45	logical part descriptor <u>59</u>
pad_to_turn_gap	syntax 89
clearance type descriptor 19	part_library
definition <u>21</u>	design file prototype 10
padstack descriptor 74	part library descriptor <u>84</u>
padstack descriptor 74	partial_selection
padstack descriptor	system variable descriptor 125
library descriptor <u>58</u>	passes descriptor
library out descriptor <u>58</u>	syntax <u>89</u>
syntax 74	path descriptor 80
padstack id descriptor	path descriptor <u>89</u>
bond shape descriptor <u>12</u> circuit descriptors <u>16</u>	path descriptor boundary descriptor 13
conductor via descriptor 29	place boundary descriptor 94
image descriptor 43	shape descriptor 117
jumper descriptor 47	syntax 89
padstack descriptor 74	path/filename descriptor
syntax 76	session file descriptor 115
via descriptor 138	pattern name descriptor
wire via descriptor 144	color descriptor 23
pair	syntax 89
pair descriptor 77	pattern object descriptor
pair descriptor	color descriptor 23
network descriptor 69	syntax 90
syntax 77	pcb
parallel	design descriptor 33
shield type descriptor 118	design file prototype 8, 9
parallel noise descriptor	reserved layer name descriptor 108
rule descriptors 1113	structure place rule object
syntax <u>77</u>	descriptor <u>122</u>
parallel segment descriptor	pcb id descriptor
rule descriptors 1113	design descriptor 33
syntax <u>80</u>	design file prototype 8
parallel_noise	syntax <u>90</u>
parallel noise descriptor 77	peakpat
parallel_segment	patternname descriptor 89
parallel segment descriptor 80	permit orient descriptor
parser	place rule descriptor 95
design file prototype 9	room place rule descriptor 110
parser descriptor <u>81</u>	structure place rule descriptor 122
parser descriptor	syntax <u>90</u>
design descriptor 33	permit side descriptor
route descriptor 112	place rule descriptor 95
syntax <u>81</u>	room place rule descriptor 110

structure place rule descriptor 122 syntax 91 permit orient	106 net descriptor <u>67</u> net pin changes descriptor <u>69</u>
permit orient descriptor 90 permit_side	supply pin descriptor 123 swap history descriptor 124
permit side descriptor 91	syntax 93
pfarad	was is descriptor 140
capacitance resolution descriptor 14 physical part id descriptor	wire guide descriptor 142 wire shape descriptor 143
logical part mapping descriptor <u>59</u>	pin suffix id descriptor
physical part mapping descriptor 91	pin array descriptor 92
syntax 91 physical part mapping descriptor	syntax 93 pin type descriptor
part library descriptor <u>84</u>	part pin descriptor 89
syntax 91	syntax 93
physical property descriptor component property descriptor 27	pin width taper descriptor rule descriptors 113
image property descriptor 45	syntax 94
syntax 92	pin_allow
physical_part_mapping physical part mapping descriptor 91	testpoint rule descriptor 132 pin_cap_via
piggyback	power fanout descriptor 98
cluster descriptor 22	pin_via_cap
pin color object descriptor 23	power fanout descriptor 98 pin_width_taper
definition 72	pin width taper descriptor 94
grid descriptor <u>41</u> image descriptor <u>43</u>	pins net descriptor <u>67</u>
image type descriptor 46	swap history descriptor 124
object type descriptor 72	was is descriptor 140
part pin descriptor <u>89</u> pattern object descriptor <u>90</u>	place placement reference descriptor 96
place object descriptor 95	super place reference descriptor 123
placement reference descriptor 96	place boundary descriptor
room place rule object descriptor 111 structure place rule object	session structure descriptor 117 structure descriptor 121
descriptor 122	syntax 94
pin array descriptor	place control descriptor
image descriptor <u>43</u> syntax <u>92</u>	placement descriptor <u>96</u> syntax <u>95</u>
pin id descriptor	place object descriptor
part pin descriptor 89	spacing type descriptor 120
pin reference descriptor 93 reference descriptor 101	syntax <u>95</u> place rule descriptor
syntax 93	cluster descriptor 22
pin prefix id descriptor	image descriptor 43
pin array descriptor <u>92</u> syntax <u>93</u>	placement reference <u>96</u> syntax <u>95</u>
pin reference descriptor	place side descriptor
bond shape descriptor 12	permit orient descriptor 90
fromto descriptor <u>40, 103, 104, 105,</u>	permit side descriptor 91

spacing descriptor 119 syntax 96	shape descriptor 117 syntax 97
place_boundary_descriptor04	position placement reference descriptor 96
place boundary descriptor 94 place_control	virtual pin descriptor 139
place control descriptor 95	positive dimension descriptor
place_keepout	aperture width descriptor 12
keepout descriptor 48	bundle descriptor 14
place_rule	clearance descriptor 19
family family descriptor 36	diameter descriptor 34
image image place rule descriptor 45	effective via length descriptor 35
keepout descriptor 48	family family spacing descriptor 37
place rule descriptor 95	grid descriptor 41
room place rule descriptor 110	image image spacing descriptor 45
structure place rule descriptor 122	interlayer clearance descriptor 47
placement design file prototype <u>10</u>	jumper descriptor <u>47</u> length gap descriptor <u>57</u>
placement descriptor 96	limit way descriptor <u>59</u>
placement descriptor	match fromto length descriptor 60
design descriptor 33	match group length descriptor 61
session file descriptor 115	match net length descriptor 61
syntax <u>96</u>	max amp descriptor 62
placement id descriptor	max height descriptor 62
component order descriptor 27	max length descriptor 62
syntax <u>96</u>	max stagger descriptor 63
placement reference descriptor	max stub descriptor 64
component instance descriptor 27	min amp descriptor 65
syntax <u>96</u> plaidpat	min height descriptor 66 min length descriptor 66
pattern name descriptor 89	net pair descriptor 68
plan	parallel noise descriptor 77
cluster descriptor 22	parallel segment descriptor 80
plane ' —	pin width taper descriptor 94
plane descriptor <u>97</u>	saturation length descriptor 114
plane descriptor	setback descriptor 117
structure descriptor <u>121</u>	shield gap descriptor 118
syntax 97	shield tie down interval descriptor 118
plus (+)	shield width descriptor 118, 119
sign descriptor 119	spacing descriptor 119 stack via depth descriptor 120
pluspat pattern name 89	stack via depth descriptor <u>120</u> syntax <u>98</u>
PN	tandem noise descriptor 126
placement reference descriptor 96	tandem segment descriptor 129
point	tandem shield overhang descriptor 13
test point descriptor 131	testpoint rule descriptor 132
poly_wire	total length descriptor 135
pattern object descriptor 90	via height descriptor <u>138</u>
polygon	via pattern descriptor 138
polygon descriptor <u>97</u>	via width descriptor 138
polygon descriptor	virtual pin descriptor 139
region descriptor 102	width descriptor 140

wire pair descriptor 142	power
x clearance descriptor 145	color object descriptor 23
x overhang descriptor 145	layer type descriptor 53
y clearance descriptor 146	net descriptor 67
y overhang descriptor 146	pattern object descriptor 90
positive integer descriptor	reserved layer name descriptor 108
begin index descriptor 12	room rule descriptor 111
bond shape rotation descriptor 13	power fanout descriptor
capacitance resolution descriptor 14	rule descriptors 113
circuit descriptors 16	syntax <u>98</u>
clearance type descriptor 19	power layer
color number descriptor 23	definition <u>54</u>
column descriptor 26	power_dissipation
conductance resolution descriptor 28	physical property descriptor 92
cost descriptor 31	room rule descriptor 111
current resolution descriptor 32	power_fanout
degree descriptor 33	power fanout descriptor 98
end index descriptor 36	power_layers
fraction descriptor 39	system variable descriptor 125
index step descriptor 47	prefer place side descriptor
inductance resolution descriptor 46	syntax <u>98</u>
integer descriptor 47	prefer_back
keepout sequence number	prefer place side descriptor 98
descriptor <u>50</u>	prefer_front
layer number descriptor 53	prefer place side descriptor 98
limit bends descriptor <u>58</u>	prefix
limit crossing descriptor <u>58</u>	pin prefix id descriptor 93
limit vias descriptor <u>59</u>	prefix descriptor
max total vias descriptor 64	composite name list descriptor 28
no of large components descriptor 70	syntax <u>98</u>
number descriptor 70	priority
parser descriptor 81	circuit descriptors <u>16</u>
passes descriptor 89	property
positive dimension descriptor 98	component property descriptor 27
positive integer descriptor 98	image property descriptor 45
real descriptor 100	user property descriptor 136
resistance resolution descriptor 108	property value descriptor
resolution descriptor 108 row descriptor 112	component property descriptor 27
sample window descriptor 114	image property descriptor 45
site array descriptor 119	syntax <u>99</u> user property descriptor <u>136</u>
start pass descriptor 120	protect
step descriptor 120	color object descriptor 23
switch window descriptor 124	test type descriptor 133
syntax 98	wire shape descriptor 143
time resolution descriptor 133	wire shape descriptor 144
turret# descriptor 135	psec psec
via# descriptor 136	time resolution descriptor 133
voltage resolution descriptor 139	and recordion descriptor 100
positive_diagonal	
direction type descriptor 34	

Q	reduced reduced shape descriptor 100
goro	reduced shape descriptor
qarc descriptor 100	padstack descriptor 74
qarc descriptor 100	syntax <u>100</u>
qarc descriptor	reduction_ratio
shape descriptor <u>117</u>	system variable descriptor 125
syntax <u>100</u>	redundant wiring descriptor
quote char descriptor	rule descriptors 113
parser descriptor <u>81</u>	syntax 101
	reference descriptor
R	image descriptor 43
• •	syntax <u>101</u>
radius	region
virtual pin descriptor 139	region descriptor 102
ratio	region descriptor
length descriptor <u>56</u>	placement reference descriptor 96
total delay descriptor 134	structure descriptor 121
ratio tolerance	syntax <u>102</u>
definition <u>60, 61, 62</u>	region id descriptor
match fromto length descriptor 60	region descriptor 102
match group length descriptor 61	syntax <u>102, 103, 104, 105, 106</u>
match net length descriptor 61	region_class
real descriptor	region descriptor 102
delay value descriptor 33	region_class_class
layer weight descriptor 56	region descriptor 102
match fromto length descriptor 60	region_net
match group length descriptor 61	region descriptor 102
match net length descriptor 61	remain
max noise descriptor <u>62</u>	exclude descriptor 36
max restricted layer length	include descriptor 46
descriptor <u>63</u>	reorder descriptor 107
number descriptor 70	reorder descriptor
parallel noise descriptor 77	reorder descriptor rule descriptors 113
physical property descriptor 92	syntax 107
positive dimension descriptor 98	reroute_order_viols
room rule descriptor 111	control descriptor 30
rotation descriptor 111	reroute_wire
syntax 100	system variable descriptor 125
tandem noise descriptor 126	reserved layer name descriptor
time length factor descriptor 133	layer id descriptor 51
value descriptor <u>136</u>	syntax 108
rect rectangle descriptor 100	resistance resolution descriptor
rectangle descriptor	design descriptor 33
boundary descriptor 13	syntax <u>108</u>
place boundary descriptor 94	resistance_resolution
region descriptor 102	resistance resolution descriptor 108
shape descriptor 117	resistor
syntax 100	physical property descriptor 92
5,111aA <u>100</u>	structure place rule object

descriptor <u>122</u>	path descriptor 89
resolution	polygon descriptor <u>97</u>
design file prototype 9	roundoff_rotation
resolution descriptor 108	control descriptor 30
resolution descriptor	routability max
conflict file descriptor 30	color object descriptor 23
corner file descriptor 31	routability min
design descriptor 33	color object descriptor 23
floor plan descriptor 39	route ,
placement descriptor 96	test type descriptor 133
route descriptor 112	wire shape descriptor 143
structure descriptor 121	wire via descriptor 144
syntax <u>108</u>	route descriptor
wiring descriptor 145	route file descriptor 112
restricted layer length factor descriptor	session file descriptor 115
rule descriptors 113	syntax <u>112</u>
syntax <u>110</u>	route file descriptor
restricted_layer_length_factor	syntax 112
restricted layer length factor	route to fanout only descriptor
descriptor 110	control descriptor 30
room	syntax 112
room descriptor 110	route_pass
room place rule object descriptor 111	
room descriptor	route_to_fanout_only
floor plan descriptor 39	route to fanout only descriptor 112
syntax 110	routes
room id descriptor	route descriptor 112
room descriptor 110	routes_include
syntax <u>110</u>	parser descriptor <u>81</u>
room place rule descriptor	row descriptor
room descriptor 110	circuit descriptors 16
syntax <u>110</u>	syntax 112
room place rule object descriptor	RSS
room place rule descriptor 110	noise accumulation descriptor 70
syntax <u>111</u>	rule
room rule descriptor	keepout descriptor 48
room descriptor <u>110</u>	padstack descriptor 74
syntax 111	region descriptor 102
room_image_set	rule descriptor 112
room place rule object descriptor 111	
rotate	boundary descriptor 13
image descriptor 43	class class descriptor 17
padstack descriptor 74	class descriptor 17
rotate_first	fromto descriptor 40
flip style descriptor 38	group descriptor 42
rotation descriptor	group set descriptor 42
image descriptor 43	image descriptor 43
placement reference 96	layer descriptor 51
super place reference descriptor 123	layer rule descriptor 53
syntax 111	net descriptor 67
round	net out descriptor 68

placement reference descriptor 96	syntax <u>116</u>
structure descriptor 121	session structure descriptor
structure out descriptor 121	session file descriptor 115
syntax <u>112</u>	syntax <u>117</u>
rule descriptors	set_color
rule descriptor 112	color descriptor 23
syntax <u>113</u>	set_pattern
ruler	color descriptor 23
color object descriptor 23	setback descriptor
	syntax <u>117</u>
c	shape
S	padstack descriptor 74
	shape descriptor
same net checking descriptor	conductor shape descriptor 29
control descriptor 30	keepout descriptor 48
syntax 114	outline descriptor 73
same_net_checking	padstack descriptor 74
same net checking descriptor 114	plane descriptor 97
sample window descriptor	reduced shape descriptor 100
circuit descriptors 15	room descriptor 110
syntax 114	syntax <u>117</u>
sample_window	window descriptor 140
sample window descriptor 114	wire shape descriptor <u>143</u> shield
saturation length descriptor	shield descriptor 117
rule descriptors <u>113</u> syntax <u>114</u>	wire shape descriptor 143
saturation_length	shield descriptor
saturation length descriptor 114	circuit descriptors 16
Sec	syntax 117
time resolution descriptor 133	shield gap descriptor
second descriptor	rule descriptors 113
time stamp descriptor 134	syntax <u>118</u>
sel_signal_layers	shield loop descriptor
system variable descriptor 125	rule descriptors 113
select	syntax <u>118</u>
color object descriptor 23	shield tie down interval descriptor
selectedcomp	rule descriptors 113
system variable descriptor 125	syntax <u>118</u>
self	shield type descriptor
self descriptor 115	shield descriptor 117
self descriptor	syntax <u>118</u>
history descriptor 43	shield width descriptor
syntax <u>115</u>	rule descriptors 113
sequence_number	syntax <u>119</u>
keepout descriptor 48	shield_gap
session	shield gap descriptor <u>118</u>
session file descriptor 115	shield_loop
session file descriptor	shield loop descriptor 118
syntax 115	shield_tie_down_interval
session id descriptor	shield tie down interval descriptor 118
session file descriptor 115	shield_width

shield width descriptor 119	descriptor <u>122</u>
side	smd_pins
family family spacing descriptor 37	system variable descriptor <u>125</u>
image descriptor 43	smd_to_turn_gap
image image spacing descriptor 45	clearance type descriptor 19
permit orient descriptor 90	definition 22
spacing descriptor 119	smd_via_same_net
testpoint rule descriptor 132	clearance type descriptor 19
side descriptor	definition 19
placement reference descriptor 96	soft
super place reference descriptor 123	exclude descriptor 36
syntax 119	fromto descriptor 40
side_exit	include descriptor 46
cost type descriptor 31	source
	net descriptor <u>67</u>
sign descriptor	
integer descriptor 47	space_in_quoted_tokens
number descriptor 70	parser descriptor <u>81</u>
syntax <u>119</u>	spacing 440
signal	spacing descriptor <u>119</u>
color object descriptor 23	spacing descriptor
layer type descriptor <u>53</u>	keepout descriptor 48
pattern object descriptor 90	place rule descriptor 95
reserved layer name descriptor 108	room place rule descriptor 110
signal layer	structure place rule descriptor 122
definition <u>54</u>	syntax <u>119</u>
signal_layers	spacing type descriptor
system variable descriptor <u>125</u>	spacing descriptor 119
site	syntax <u>120</u>
color object descriptor 23	spare
site array descriptor 119	via descriptor <u>138</u>
site array descriptor	special character descriptor
syntax <u>119</u>	character descriptor <u>15</u>
slantleftpat	syntax <u>120</u>
pattern name descriptor 89	spiral_via
slantrightpat	via pattern descriptor 138
pattern name descriptor 89	square
small	path descriptor <u>89</u>
physical property descriptor 92	polygon descriptor 97
room place rule object descriptor 111	squeeze
structure place rule object	cost type descriptor 31
descriptor <u>122</u>	stack via depth descriptor
small_small	rule descriptors 113
opposite side descriptor 73	syntax <u>120</u>
smd	stack via descriptor
definition <u>72</u>	rule descriptors 113
grid descriptor 41	syntax <u>120</u>
image type descriptor 46	stack_via
object type descriptor 72	stack via descriptor 120
place object descriptor 95	stack_via_depth
room place rule object descriptor 111	stack via depth descriptor 120
structure place rule object	staggered_via '

via pattern descriptor 138	part pin descriptor 89
staired_via	swap history descriptor 124
via pattern descriptor <u>138</u> stairstep	syntax <u>122</u> subgate pin id descriptor
noise calculation descriptor 70	part pin descriptor 89
starburst	syntax 122
order type descriptor 73	subgate swap code descriptor
start pass descriptor	part pin descriptor 89
syntax <u>120</u>	syntax <u>122</u>
status	subgates
component status descriptor 28	swap history descriptor <u>124</u> substituted
step descriptor composite name list descriptor 28	component status descriptor 28
syntax 120	suffix
string compare operator descriptor	pin suffix id descriptor 93
numeric expression descriptor 71	suffix descriptor
syntax <u>121</u>	composite name list descriptor 28
string descriptor	syntax <u>123</u>
comment string descriptor 27	super
electrical value descriptor 35	cluster descriptor 22
name descriptor 66	super place reference descriptor
string descriptor <u>121</u> syntax <u>121</u>	cluster descriptor 22 syntax 123
value descriptor 136	super_placement
string expression descriptor	cluster descriptor 22
expression descriptor 36	supply
numeric expression descriptor 71	net descriptor 67
syntax <u>121</u>	wire shape descriptor 143, 144
string_quote	supply pin descriptor
parser descriptor <u>81</u>	net out descriptor <u>68</u>
structure	syntax 123
design file prototype 9 session structure descriptor 117	wiring descriptor <u>145</u> supply_only
structure descriptor 121	junction type descriptor 48
structure descriptor	supply_pin
design descriptor 33	supply pin descriptor 123
syntax <u>121</u>	swap history descriptor
structure out descriptor	session file descriptor 115
route descriptor 112	syntax <u>124</u>
syntax 121	swapping
structure place rule descriptor	swap history descriptor 124
structure descriptor <u>121</u> syntax <u>122</u>	switch window descriptor
structure place rule object descriptor	circuit descriptors <u>16</u> syntax <u>124</u>
structure place rule descriptor 122	switch_window
syntax 122	switch window descriptor 124
structure_out	system variable descriptor
structure out descriptor 121	syntax <u>125</u>
subgate	variable name descriptor 136
placement reference descriptor 96	
subgate id descriptor	

T	testpoint rule descriptor
	rule descriptors 113
tandem	syntax <u>132</u>
shield type descriptor 118	threshold
tandem noise descriptor	parallel noise descriptor 77
rule descriptors 1113	tandem noise descriptor 126
syntax <u>126</u>	thru_pins
tandem segment descriptor	system variable descriptor 125
rule descriptors 113	tilepat
syntax <u>129</u>	pattern name descriptor 89
tandem shield overhang descriptor	time length factor descriptor
rule descriptors <u>113</u>	rule descriptors 113
syntax <u>131</u>	syntax <u>133</u>
tandem_noise	time resolution descriptor
tandem noise descriptor 126	design descriptor 33
tandem_segment	syntax <u>133</u>
tandem segment descriptor 129	time stamp descriptor
tandem_shield_overhang '	ancestor file descriptor 12
tandem shield overhang descriptor 131	self descriptor 115
term_only	syntax 134
junction type descriptor 48	time_length_factor
terminal	time length factor descriptor 133
wire guide descriptor 142	time_resolution
wire shape descriptor <u>143</u>	time resolution descriptor 133
terminator	tjunction
net descriptor <u>67</u>	tjunction descriptor 134
test	tjunction descriptor
wire shape descriptor <u>143</u>	rule descriptors 113
wire via descriptor <u>144</u>	syntax <u>134</u>
test net descriptor	tolerance
syntax <u>131</u>	match fromto delay descriptor 60
test point descriptor 131	match fromto length descriptor 60
test point descriptor	match group delay descriptor 60 match group length descriptor 61
syntax 131	match net delay descriptor 61
test points descriptor 132	match net length descriptor 61
test points descriptor	top_layer_sel
route descriptor <u>112</u>	system variable descriptor 125
syntax 132	topology
wiring descriptor 145	topology descriptor <u>134</u>
test type descriptor	topology descriptor
syntax 133	class descriptor 17
test point descriptor 131	syntax 134
test_points	total
test points descriptor 132	max restricted layer length
testpoint	descriptor <u>63</u>
color object descriptor 23	total delay descriptor
definition <u>72</u> object type descriptor <u>72</u>	circuit descriptors 15
parser descriptor <u>81</u>	syntax 134
testpoint rule descriptor 132	total length descriptor
tootpoint raic accomptor 102	circuit descriptors <u>15</u>

syntax 135 total_pass system variable descriptor 125 total_pins system variable descriptor 125 totalcomp system variable descriptor 125 track id descriptor rule descriptors 113 syntax 135 track_id track id descriptor 135 turret wire shape descriptor 143 turret# descriptor syntax 135	net descriptor 67 unconnect_wire system variable descriptor 125 underscore descriptor user variable descriptor 136 unit design file prototype 9 unit descriptor 135 unit descriptor 33 floor plan descriptor 39 image descriptor 43 library descriptor 58 padstack descriptor 74 placement descriptor 96 structure descriptor 121
type  clearance descriptor 19 cluster descriptor 22 daisy type descriptor 36 family family spacing descriptor 37 fromto descriptor 40 image image spacing descriptor 45 include descriptor 46 interlayer clearance descriptor 47 layer descriptor 51 length descriptor 56 net descriptor 67 opposite side descriptor 73 physical property descriptor 92 shield type descriptor 119 test type descriptor 133 wire shape descriptor 144 type route	syntax 135 wiring descriptor 145 units system variable descriptor 125 unplaced_comp system variable descriptor 125 unplaced_large system variable descriptor 125 unplaced_small system variable descriptor 125 unplaced_small system variable descriptor 125 up_down pin width taper descriptor 94 use_array circuit descriptors 16 use_layer circuit descriptors 16 use_net layer descriptor 51 shield descriptor 117 use_via attach descriptor 12 circuit descriptors 16
conductor shape descriptor 29 conductor via descriptor 29	jumper descriptor 47 testpoint rule descriptor 132 usec time resolution descriptor 133 user property descriptor
ufarad capacitance resolution descriptor 14 uhenry inductance resolution descriptor 46 um dimension unit descriptor 34 unassigned	image descriptor 43 layer descriptor 51 net descriptor 67 syntax 136 user variable descriptor syntax 136 variable name descriptor 136

V	via array template id descriptor circuit descriptors 16
value	syntax <u>137</u>
electrical value descriptor 35	via array template descriptor 137
value descriptor	via at smd descriptor
property value descriptor 99	control descriptor 30
syntax 136	rule descriptors 113
variable name descriptor	syntax <u>137</u>
numeric expression descriptor 71	via descriptor
string expression descriptor 121	structure descriptor <u>121</u>
syntax <u>136</u>	syntax <u>138</u>
vertdashpat	via height descriptor
pattern name descriptor 89	microvia descriptor <u>64</u>
vertex descriptor	syntax <u>138</u>
bond shape descriptor 13	via id descriptor
circle descriptor 15	attach descriptor 12
conductor via descriptor 29	grid descriptor 41
conflict descriptor 30	syntax <u>138</u>
corner descriptor 31	testpoint rule descriptor 132
pad via site descriptor 77	via pattern descriptor
path descriptor 89	rule descriptors 113
placement reference descriptor 96	syntax <u>138</u>
polygon descriptor 97	via width descriptor
qarc descriptor 100	microvia descriptor <u>64</u>
rectangle descriptor 100	syntax <u>138</u>
reference descriptor 101	via# descriptor
super place reference descriptor 123	syntax <u>136</u>
syntax <u>136</u>	wire via descriptor 144
test point descriptor 131	via_array_template
virtual pin descriptor <u>139</u>	via array template descriptor 137
wire guide descriptor 142	via_at_smd
wire via descriptor <u>144</u>	via at smd descriptor 137
vertical	via_keepout keepout descriptor 48
direction type descriptor 34	via_number
permit orient descriptor 90	wire via descriptor 144
vertpat	via_rotate_first
pattern name descriptor 89	parser descriptor <u>81</u>
vertwavepat	via_site
pattern name descriptor 89	pad via site descriptor 77
via	via_size
conductor via descriptor 29	microvia descriptor 64
cost type descriptor 31	via_via_same_net
definition <u>72</u>	clearance type descriptor 19
microvia descriptor 64	definition 19
object type descriptor 72	viakeepouts
via descriptor 138	color object descriptor 23
wire via descriptor	pattern object descriptor 90
via array template descriptor library descriptor <u>58</u>	vias
syntax 137	color object descriptor 23
Syman Ior	pattern óbject descriptor 90

virtual pin descriptor	wire shape descriptor 143
fromto descriptor 40, 103, 104, 105,	wire descriptor
106	syntax 141
library out descriptor <u>58</u>	wiring descriptor
syntax 139	wire guide descriptor
wire descriptor 141	net out descriptor <u>68</u>
virtual pin name descriptor syntax 139	syntax <u>142</u> wire pair descriptor
virtual pin descriptor 139	pair descriptor 77
wire via descriptor 144	syntax 142
virtual_pin	wire shape descriptor
virtual pin descriptor 139	net out descriptor 68
wire via descriptor 144	syntax 143
volt	wire descriptor 141
voltage resolution descriptor 139	wire via descriptor
voltage resolution descriptor	net out descriptor 68
design descriptor 33	syntax <u>144</u> '
syntax <u>139</u>	wire descriptor 141
voltage_resolution	wire_keepout
voltage resolution descriptor 139	keepout descriptor 48
_	wires
<b>\A</b> /	wire pair descriptor 142
W	wires file descriptor
	syntax <u>144</u>
was is descriptor	wires_include testpoint
session file descriptor 115	parser descriptor <u>81</u>
syntax <u>140</u>	wiring
Was_is	design file prototype 10
was is descriptor 140	wiring descriptor 145
way	wiring descriptor
cost type descriptor 31 layer descriptor 51	design descriptor <u>33</u> syntax <u>145</u>
weight	wires file descriptor 144
parallel noise descriptor 77	write_resolution
tandem noise descriptor 126	parser descriptor <u>81</u>
width	paraci acacipioi oi
width descriptor 140	
width descriptor	X
region descriptor 102	
rule descriptors 113	x clearance descriptor
syntax <u>140</u>	microvia descriptor 64
window	syntax <u>145</u>
window descriptor <u>140</u>	x coordinate descriptor
window descriptor	syntax <u>145</u>
padstack descriptor 74	vertex descriptor 136
plane descriptor <u>97</u>	x overlap descriptor
syntax <u>140</u>	microvia descriptor <u>64</u>
wire shape descriptor 143	syntax <u>145</u>
Wire	x0 descriptor
definition 72	pin array descriptor 92
object type descriptor 72	site array descriptor 119

syntax 145 xstep descriptor pin array descriptor 92 site array descriptor 119 syntax 145
Υ
y clearance descriptor microvia descriptor syntax 146 y coordinate descriptor syntax 146
vertex descriptor 136
y overlap descriptor microvia descriptor <u>64</u> syntax <u>146</u>
y0 descriptor
pin array descriptor 92 site array descriptor 119 syntax 145 year descriptor
time stamp descriptor 134
ystep descriptor
pin array descriptor 92 site array descriptor 119 syntax 146