HN613128P, HN613128FP

16384-word×8-bit Mask Programmable Read Only Memory

The HN613128P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation. The active level of the CS, OE₀, OE₁ input and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5-Volt Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Select, Output Enable
- TTL Compatible
- Maximum Access Time: 250ns
- Low Power Standby and Low Power Operation;

Standby:


5μW (tvp.)

Operation:

50mW (typ.)

Pin Compatible with EPROM

■ BLOCK DIAGRAM



* Active level defined by the user.

■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	
Supply Voltage*	Vcc	-0.3 to $+7.0$	V	
Input Voltage*	V _{in}	-0.3 to +7.0	V	
Operating Temperature Range	T_{opr}	-20 to +75	*C	
Storage Temperature Range	T.,,	-55 to +125	*C	
Storage Temperature Range (under bias)	T	-20 to +85	°C	


* With respect to Vss.

■ RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	mín.	typ.	max.	Unit
Supply Voltage •	Vcc	4.5	5.0	5.5	V
Input Voltage*	V/L	-0.3	_	0.8	V
	V _{IH}	2.2		V_{cc}	V
Operating Temperature	Tope	-20	_	75	·c

^{*} With respect to Vss






■PIN ARRANGEMENT



HN613128FP



(Top View)

ELECTRICAL CHARACTERISTICS (V_{cc} =5.0V±10%, V_{ss} =0V, T_a =-20 to +75°C)

Item	Symbol	Test Condition		typ**	max	Unit
Input High-level Voltage	VIH		2.2		Vcc	v
Input Low-level Voltage	VIL		-0.3		0.8	v
Output High-level Voltage	Von	$I_{OH} = -205 \mu\text{A}$	2.4	_	_	v
Output Low-level Voltage	Vol	IoL - 3.2 m A		_	0.4	V
Input Leakage Current	I.,	V _n = 0 to 5.5V			2.5	μA
Output High-level Leakage Current	ILOH	$V_{\rm ext} = 2.4 \text{V}, \text{CS} = 0.8 \text{V}, \overline{\text{CS}} = 2.2 \text{V}$	_		10	μA
Output Low-level Leakage Current	ILOL	$V_{\text{out}} = 0.4 \text{V}, \text{CS} = 0.8 \text{V}, \overline{\text{CS}} = 2.2 \text{V}$	_	-	10	μA
Supply Current (Active/Standby)	Icc/ I.	$V_{CC} = 5.5 \text{V}$, $I_{DOUT} = 0 \text{mA}$, $I_{RC} = \text{min}$, $duty = 100\%/\overline{CS} \ge V_{CC} - 0.2 \text{V}$, $CS \le 0.2 \text{V}$		10/1	25/30	mA/μA
Input Capacitance	C.,	$V_{1a} = 0 \text{ V}, f = 1.0 \text{ MHz}, Ta = 25 ^{\circ}\text{C}$	_		10	pF
Output Capacitance	Cont	V., -0V, f-1.0MHz, Ta-25°C	_	_	15	pF

^{*} Steady state current ** Vcc=5V, T.=25°C


MRECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

 $(V_{cc} = 5.0 \text{ V} \pm 10\%, V_{ss} = 0 \text{ V}, T_{a} = -20 \text{ to } +75^{\circ}\text{C}, \text{All timing with } t_{r} = t_{f} = 20 \text{ ns})$


Item	Symbol	HN613128P		Unit
		min	max	Unit
Read Cycle Time	1 RC	250	_	ns
Address Access Time	LAA	_	250	ns
Chip Select Access Time	tacs		250	ns
Chip Selection to Output in Low Z	lcLZ	10	_	ns
Output Enable to Output Valid	l OE	_	100	ns
Output Enable to Output in Low Z	toLZ	10		ns
Chip deselection to Output in High Z	‡ CHZ	0	100	ns
Chip Disable to Output in High Z	toнz	0	100	ns
Output Hold from Address Change	toн	10		ns

TIMING WAVEFORM


● READ CYCLE(1)




• READ CYCLE (2) (Notes 1,3)



● READ CYCLE (3) (Notes 2, 3)



AC TEST LOAD



Notes) 1. $t_1 - t_f = 20 \text{ ns}$.

- C_L includes jig capacitance.
 All diodes are 1S2074[®].

NOTES:

- 1. Device is continuously selected.
- 2. Address Valid prior to or coincident with CS transition low.
- 3. $\overline{OE} = VIL$.
- 4. Input pulse level: 0.8 to 2.4V
- 5. Input and output reference level: 1.5V