Am2716/Am4716

2048 x 8-Bit UV Erasable PROM

DISTINCTIVE CHARACTERISTICS


- Direct replacement for Intel 2716
- Interchangeable with Am9218 16K ROM
- Single +5V power supply
- Fast access time 450ns standard with 350ns and 390ns options
- Low power dissipation
 - 525mW active
 - 132mW standby
- Fully static operation no clocks
- · Three-state outputs
- TTL compatible inputs/outputs
- 100% MIL-STD-883 reliability assurance testing

GENERAL DESCRIPTION

The Am2716/Am4716 is a 16384-bit ultraviolet erasable and programmable read-only memory. It is organized as 2048 words by 8 bits per word, operates from a single +5V supply, has a static standby mode and features fast single address location programming.

Because the Am2716/Am4716 operates from a single +5V supply, it is ideal for use in microprocessor systems. All programming signals are TTL levels, requiring a single pulse. For programming outside of the system, existing EPROM programmers may be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 100 seconds.


BLOCK DIAGRAM



MODE SELECTION

Pins Mode	CE/PGM (18)	OE (20)	V _{PP} (21)	V _{CC} (24)	Outputs (9-11, 13-17)
Read	V _{IL}	V _{IL}	+5	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	+5	High Z
Program	Pulsed V _{IL} to V _{IH}	V _{IH}	+25	+5	D _{IN}
Program Verify	V _{IL}	V _{IL}	+25	+5	D _{OUT}
Program Inhibit	V _{IL}	V _{IH}	+25	+5	High Z

CONNECTION DIAGRAM Top View



MOS-200

A₀-A₁₀: O₀-O₇: Addresses Outputs

CE/PGM: Chip Enable/Program

Z OE: Output Enable

ORDERING INFORMATION

Package Type	Ambient Temperature Specification	Order Number	t _{ACC} (ns)	t _{CE} (ns)	t _{OE} (ns)
Hermetic DIP Transparent Window		AM2716DC	450	450	120
		AM2716-1DC	350	350	120
	000 - T - 17000	AM2716-2DC	390	390	120
	0°C ≤ T _A ≤ +70°C	AM2716-6DC	450	650	200
		AM4716DC	450	1000	200
		AM4716-6DC	650	650	200

Am2716/Am4716

MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65 to +125°C
Ambient Temperature Under Bias	−10 to +80°C
Voltage on All Inputs/Outputs (except V _{PP}) with Respect to GND	+6 to -0.3V
Voltage on V _{PP} During Program with Respect to GND	+26.5 to -0.3V

READ OPERATION

DC CHARACTERISTICS

 $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70^{\circ}\text{C}$, V_{CC} (Notes 1, 2) = +5V $\pm 5\%$, except +5V $\pm 10\%$ for Am2716-1, V_{PP} (Note 2) = V_{CC} for all device types.

Parameters	Description	Test Conditions	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 5.25V/0V		10	μΑ
l _{LO}	Output Leakage Current	V _{OUT} = 5.25V/0V		10	μΑ
I _{PP1} (Note 2)	V _{PP} Current	V _{PP} = 5.25V		5 (Note 3)	mA
I _{CC1} (Note 2)	V _{CC} Current (Standby)	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$		25	mA
I _{CC2} (Note 2)	V _{CC} Current (Active)	OE = CE = V _{IL}		100	mA
V _{IL}	Input Low Voltage		-0.1	0.8	Volts
V _{IH}	Input High Voltage		2.0	V _{CC} +1	Volts
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA @ V _{CC} (Min)		0.45	Volts
V _{OH}	Output High Voltage	I _{OH} = -400μA @ V _{CC} (Min)	2.4		Volts

AC CHARACTERISTICS

 $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, V_{CC} (Notes 1, 2) = +5V ±5%, except +5V ±10% for Am2716-1, V_{PP} (Note 2) = V_{CC} for all device types.

		Test Conditions	Min	Max Values						
Parameters	Description	(Note 4)	Values	2716	2716-1	2716-2	2716-6	4716	4716-6	Units
tACC	Address to Output Delay	CE = OE = V _{IL}		450	350	390	450	450	650	ns
^t CE	CE to Output Delay	OE = VIL		450	350	390	650	1000	650	ns
t _{OE}	Output Enable to Output Delay	CE = V _{IL}		120	120	120	200	200	200	ns
t _{DF}	Output Enable High to Output Float	CE = V _{IL}	0	100	100	100	100	100	100	ns
^t он	Output Hold from Addresses, CE or OE, Whichever Occurred First	$\overline{CE} = \overline{OE} = V_{iL}$	0							ns

CAPACITANCE (Note 5)

 $T_A = +25^{\circ}C$, f = 1MHz


Parameters	Description	Test Conditions	Тур	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

- 2. Vpp may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1}.
- 3.8mA for Am4716 and Am4716-6.
- 4. Other Test Conditions: a) Output Load: 1 TTL gate and $C_L = 100 pF$
 - b) Input Rise and Fall Times: ≤20ns
 - c) Input Pulse Levels: 0.8 to 2.2V
 - d) Timing Measurement Reference Level:

Inputs: 1V and 2V Outputs: 0.8V and 2V

5. This parameter is only sampled and is not 100% tested.



MOS-201

- Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

 2. $\overline{\text{OE}}$ may be delayed up to $t_{ACC} t_{OE}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{ACC} .

 3. t_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Am2716/Am4716

PROGRAM OPERATION

DC PROGRAMMING CHARACTERISTICS

 $T_A = +25^{\circ}C \pm 5^{\circ}C$, V_{CC} (Note 1) = 5V ±5%, V_{PP} (Notes 1, 2) = 25V ±1V

Parameters	Description	Test Conditions	Min	Max	Units
I _{LI}	Input Current	$V_{IN} = 5.25/0.45V$		10	μΑ
I _{PP1}	V _{PP} Supply Current	CE/PGM = V _{IL}		5	mA
I _{PP2}	V _{PP} Supply Current During Programming Pulse	CE/PGM = VIH		30	mA
lcc	V _{CC} Supply Current			100	mA
V _{IL}	Input Low Level		-0.1	0.8	Volts
V _{IH}	Input High Level		2.0	V _{CC} +1	Volts


AC PROGRAMMING CHARACTERISTICS

 $T_A = +25^{\circ}C \pm 5^{\circ}C$, V_{CC} (Note 1) = 5V ±5%, V_{PP} (Notes 1, 2) = 25V ±1V

Parameters	Description	Test Conditions	Min	Max	Units
t _{AS}	Address Set-up Time		2		μs
t _{OES}	Output Enable Set-up Time		2		μs
t _{DS}	Data Set-up Time		2		μs
t _{AH}	Address Hold Time	Input t _R and t _F (10% to 90%) = 20ns Input Signal Levels = 0.8 to 2.2V Input Timing Reference Level = 1V and 2V Output Timing Reference Level = 0.8V and 2V	2		μs
^t OEH	Output Enable Hold Time		2		μs
t _{DH}	Data Hold Time		2		μs
t _{DF}	Output Disable to Output Float Delay $(\overline{CE}/PGM = V_{IL})$		0	120	ns
t _{OE}	Output Enable to Output Delay (CE/PGM = V _{IL})	·		120	ns
t _{PW}	Program Pulse Width ·		45	55	ms
t _{PRT}	Program Pulse Rise Time		5	-	ns
t _{PFT}	Program Pulse Fall Time		5	-	ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

2. V_{PP} must not be greater than 26 volts including overshoot. Permanent device damage may occur if the device is taken out of or put into the socket when V_{PP} = 25 volts is applied. Also, during OE = CE/PGM = V_{IH}, V_{PP} must not be switched from 5 volts to 25 volts or vice versa.



ERASING THE Am2716/Am4716

In order to clear all locations of their programmed contents, it is necessary to expose the Am2716/Am4716 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an Am2716/Am4716. This dosage can be obtained by exposure to an ultraviolet lamp [wavelength of 2537 Angstroms (Å)] with intensity of $12000\mu \text{W/cm}^2$ for 15 to 20 minutes. The Am2716/Am4716 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am2716/Am4716, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to florescent light and sunlight will eventually erase the Am2716/Am4716, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

PROGRAMMING THE Am2716/Am4716

Upon delivery, or after each erasure the Am2716/Am4716 has all 16384 bits in the "1," or high state. "0s" are loaded into the Am2716/Am4716 through the procedure of programming.

The programming mode is entered when +25V is applied to the V_{PP} pin and when \overline{OE} is at V_{IH} . The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50msec, TTL high level pulse is applied to the \overline{CE}/PGM input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55msec. Therefore, applying a DC level to the $\overline{\text{CE}/\text{PGM}}$ input is prohibited when programming.

READ MODE

The Am2716/Am4716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for

device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the outputs pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) for all devices except Am2716-6 and Am4716. Data is available at the outputs 120ns or 200ns (t_{OE}) after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC}-t_{OE}$.

STANDBY MODE

The Am2716/Am4716 has a standby mode which reduces the active power dissipation by 75%, from 525mW to 132mW. The Am2716/Am4716 is placed in the standby mode by applying a TTL high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2-line control function is provided to allow for:

- 1. Low memory power dissipation
- 2. Assurance that output bus contention will not occur.

It is recommended that $\overline{\text{OE}}$ be decoded and used as the primary device selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

PROGRAM INHIBIT

Programming of multiple Am2716/Am4716s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}/\text{PGM}$, all like inputs (including $\overline{\text{OE}}$) of the parallel Am2716/Am4716s may be common. A TTL level program pulse applied to an Am2716/Am4716's $\overline{\text{CE}}/\text{PGM}$ input with $\overline{\text{Vpp}}$ at 25V will program that Am2716/Am4716. A low level $\overline{\text{CE}}/\text{PGM}$ input inhibits the other Am2716/Am4716s from being programmed.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with $V_{\mbox{\footnotesize{PP}}}$ at 25V. Except during programming and program verify, $V_{\mbox{\footnotesize{PP}}}$ must be at $V_{\mbox{\footnotesize{CC}}}$.