



NOTE: Dot pulses make OE, to gate out stored data.  
The end of OE is used to make a 2uS Write Enable pulse, WE. The back edge of WE latches data into the store if it is a Dash. The 3k3 is to make a pseudo-3-state because D4 of the SRAM is both input (on WE) and output (on OE). Back edge of WE makes a 2uS ClkCtr pulse whose back edge clocks on the counter. L-Stats always change at the start of Blackout, so are stable while the store is being written or read.

Computer Conservation Society	
Small-Scale Experimental Machine	
Drawn: CPB	Scale:
Title: <b>Dummy 32-line CRT</b> Position 3.45	
File: CMOSCRT2.ECW	
Issue: 4	Date: 30 November 1997