LAB 4 — CONNECTIVITY OVERVIEW

Front and rear are the terminated ends. Cockpit taps both backbones.
Each zone has its own two isolation groups; termination remains on the bus side.
Actuator connectors / motor protection / physical layout remain unfinished.

Front zone




File: Front.kicad_sch

Cockpit zone




File: Cockpit.kicad_sch

Rear zone



File: Rear.kicad_sch

Power



File: Power.kicad_sch

CAN_A_H/L and CAN_B_H/L are separate root nets. Same-name local labels on this root join the shown sheet pins. Child labels connect only through those ports.

Power flags document external battery power and outputs after passive filters; they do not prove current capacity, regulation, thermal behavior or PCB completeness.

See Verification.txt and Design-review.csv for current checks and open decisions.

Shared nets: two CAN backbones, power and ground only.
PRELIMINARY — incomplete board; not for fabrication

Team 4

Sheet: /
File: Lab4.kicad_sch

Title: Lab 4 — three-zone controller

Size: A2	Date: 2026-10-20	**Rev: 0.3**
KiCad E.D.A. 10.0.4		Id: 1/5

Front zone — CAN and servo current sensing

CAN A: 16 MHz / 500 kbit/s / 3.3 V

U10 MCP2515-I/ST

U11 SN65HVD251DR

J12 CAN A isolation

J11 CAN A test

Y13 16 MHz

R100 10k

R101 10k

C102 100n

C103 100n

C104 100n

C100 18p C0G 50V

C101 18p C0G 50V

JP10 TERM A

R102 120R

R1 — 0.01Ω / 2W / 1% — SERVO_SPLUS

U1 INA180A2IDBVR — +6V6_SERVO — SERVO_RAW — SERVO_SPLUS

C1 100n

R2 4.7k — SERVO_RAW — SERVO_ADC

C2 100n — SERVO_ADC

J1 Servo test points — SERVO_RAW, SERVO_ADC, GND

J503 IA83 rows 1–13 — GND, F_PA_A_MARKER, F_PA_B_MARKER, F_TX_A_MARKER, F_PWM_OUT_A, F_DIR_A_LED, F_DIR_B_LED, F_PWM_OUT_B, F_FRONT_LEFT_LED, F_FRONT_RIGHT_LED, F_PA_TX_MARKER, F_ERROR_LED

J504 Additional probes — GND, GND, F_SELFTEST_BUTTON, F_ERROR_LED, F_TACH_PROBE, F_STEER_TACH_MARKER, F_PA_MARKER, SERVO_ADC

IA83 header follows handout §17 top-to-bottom. Two GND pins first. SRV/PWR_OUT probe actual actuator PWM; timing markers remain separate. Physical header position / accessibility will be checked during PCB layout.

CAN B: 16 MHz / 500 kbit/s / 3.3 V

U14 MCP2515-I/ST

U15 SN65HVD251DR

J14 CAN B isolation

J15 CAN B test

Y15 16 MHz

R140 10k

R141 10k

C142 100n

C143 100n

C144 100n

C140 18p C0G 50V

C141 18p C0G 50V

JP11 TERM B

R142 120R

RS = GND: high-speed mode, termination remains on BUS side.
No SPI or clock net is shared between zones. Separate crystal per controller.

6.6 V regulator → 10 mOhm shunt → servo +
Servo GND returns directly to power ground<<
Kelvin sense: separate thin traces from shunt pads to INA+/IN−.
Gain 50: Vout = 0.5 V/A. Proposed range 0–5 A → 0–2.5 V.
12-bit / 3.3 V: 1.61 mA/count (ideal quantization).
Noise: 1 mA RMS → 50 mV RMS at ADC. 5 mA RMS.
RC: 4.7k × 100n → 339 Hz proposed ADC % example/s.
Near-zero amplifier output clips: calibrate offset and gain.
This unidirectional circuit cannot measure regenerated current.
No servo idle/stall/noise measurements yet.
0 A measurement range is NOT a 5 A driver or regulator rating.

J505 Reserved / encoder probes — GND, GND, F_PWM_OUT_MARKER, F_DIR_A_MARKER

R930 10kΩ pulldown — F_SERVO_PWM

Servo and lamp circuits are below. Connector cable adapters still need physical verification.

STM32F401RET6 — independent HSI/PLL, no ST-LINK clock dependency

U50 STM32F401RET6TR

C500 100n VDD19 — C501 100n VDD32 — C502 100n VDD48 — C503 100n VDD84 — C504 100n VBAT — C505 4.7u VDD Sum — C506 4.7u VCAP1

VCAP1 is the INTERNAL regulator output. Only its local capacitor connects here.
Keep every 100n beside its VDD pin; keep the VCAP loop short. DS10086 Fig.2 / Fig.18.

FB50 600R @100MHz — C507 100n VDDA — C508 1u VDDA — PWR_FLAG

R500 10k BOOT0 — J500 BOOT recovery — R501 10k NRST — C509 4.7u/0.1u NRST

SW50 SWTP2101-1H5026G1A

J501 SWD (2.54mm) — SWCLK, GND, SWDIO, F_RESET_N

J502 3.3V TTL UART — F_UART_CONSOLE_TX, F_UART_CONSOLE_RX, GND

SWD: pin1 VTref senses target voltage; do not feed a second 3.3V supply.
UART header is TX/RX/GND, not RS-232. NRST pulls low to reset.
BOOT0 low boots flash; 0R recovery shunt only for bootloader recovery.

R550 10k TEST pullup — SW51 TSP1101-1H5026G1A — C510 100n TEST

TEST: active low on PC13. 10k/100n = 1ms release RC.
Firmware must debounce and meet the 10ms local-fault deadline.
Reset and self-test are separate buttons.

D510 STATUS green — R510 1k — F_STATUS_LED

D511 ESR red — R511 1k — F_ESRCR_LED

D512 DYLB yellow — R512 1k — F_DYLB_A_LED

D513 DYLB yellow — R513 1k — F_DYLB_B_LED

Shared rails and CAN backbone connect through the root sheet. SPI, clocks and reset stay within each zone.

+3V3 — +6V6_SERVO — GND — CAN_A_H — CAN_A_L — CAN_B_H — CAN_B_L — +5V

SERVO AND VEHICLE LAMP OUTPUTS

R540 100R — F_SERVO_PWM — SERVO_PWM_OUT

J90 Servo GND / 6.6V / PWM — GND, SERVO_SPLUS, SERVO_PWM_OUT

R550 10k — F_FRONT_LEFT_LED — F_FRONT_LEFT_LED_BASE

R560 4.7k — F_FRONT_LEFT_LED_BASE — Q551 2N7002 SOT-23 — F_FRONT_LEFT_LED_SINK

R570 220R — +5V — F_FRONT_LEFT_LED_PLUS — J550 FRONT LEFT lamp — F_FRONT_LEFT_LED_SINK

R551 10k — F_FRONT_RIGHT_LED — F_FRONT_RIGHT_LED_BASE

R561 4.7k — F_FRONT_RIGHT_LED_BASE — Q552 2N7002 SOT-23 — F_FRONT_RIGHT_LED_SINK

R571 220R — +5V — F_FRONT_RIGHT_LED_PLUS — J551 FRONT RIGHT lamp — F_FRONT_RIGHT_LED_SINK

Servo supply passes through R1. PWM uses PA9 and retains its reset pulldown.
J90 uses a new rated 3.96mm connector, not the existing servo plug.
Adapter must preserve GND / supply / signal; confirm the servo accepts 3.3V PWM.

Engineering review: actuator/protection and mechanical sign-off pending.
PRELIMINARY — incomplete board: not for fabrication


Team A
Sheet: /Front zone/
File: FrontAlias4.kicad_sch

Title: Front zone — integrated logic and interfaces

Size: A0 | Date: 2026-05-23 | Rev: 0.3
KiCad 8.0.4 10.0.4 | Id: 2/9


Rear zone — CAN and motor current sensing

CAN A: 16 MHz / 500 kbit/s / 3.3 V




RS = GND: high-speed mode, termination remains on BUS side.
No SPI or clock net is shared between zones. Separate crystal per controller.

CAN B: 16 MHz / 500 kbit/s / 3.3 V




RS = GND: high-speed mode, termination remains on BUS side.
No SPI or clock net is shared between zones. Separate crystal per controller.

LEFT MOTOR: L298 output -> ACS712 -> motor lead



RIGHT MOTOR: L298 output -> ACS712 -> motor lead



Each motor: +/-5 A: VADC = 1.25 V + 0.0925 V/A * I.
Ideal 12-bit scale: 8.71 mA/count at VREF=3.3 V.
10k/10k divider keeps a 5 V sensor output at 2.5 V.
Full 5 A reading: 460 counts, 1.65 V, 0.81 mV/mA.
50 * 100n -> 200 Hz. Proposed ADC: 4 Example/s/channel.
Stop motors before zero calibration; preserve signed readings.
Hall sensor has internal conductor; not an external shunt.
At 5 A and typical 1.2 mOhm, conductor loss = 30 mW.
Motor return lead connects to the OTHER L298 output, not GND.

J603 — LA83 rows 1–13



LA83 header follows handout p17 top-to-bottom. Two GND pins first.
SRV/PWR_OUT probe actual actuator PWM; timing markers remain separate.
Physical header position / accessibility will be checked during PCB layout.

J604 — Additional probes




J605 — Reversed J7 encoder probes



L298 and output circuits are below. Current limiting and heatsink remain unresolved: no motor-power sign-off.

STM32F401RET6 — independent HSI/PLL, no ST-LINK clock dependency



VCAP1 is the INTERNAL regulator output. Only its local capacitor connects here.
Keep every 100n beside its VDD pin; keep the VCAP loop short. DS10086 Fig.2 / Fig.18.

TEST: active low on PC13. 10k/100n = 1ms release RC.

Firmware must debounce and meet the 10ms local-fault deadline.
Reset and self-test are separate buttons.

ENCODER INPUTS: board pins 1=3.3V nominal, 2=GND, 3=A, 4=B. Verify actual cable order.


10k pullups support open-collector outputs; push-pull input must stay <=3.5V.
U8J at 3.3V gives Schmitt hysteresis and MCU-safe outputs; unused inputs grounded.
Both A and B invert. Check direction/counts after the PCB firmware port.

SWD: pin1 Vtref senses target voltage; do not feed a second 3.3V supply.

UART header is TX/RX/GND, not 5V-232. NRST pulls low to reset.
BOOT0 low boots flash; fit recovery shunt only for bootloader recovery.

Shared rails and CAN backbone connect through the root sheet. SPI, clocks and reset stay within each zone.

MOTOR POWER STAGE — cooling / stall behavior to verify



OUT1/OUT3 -> ACS712 IP+ -> IP- -> motor lead. Other lead -> OUT2/OUT4, NEVER ground.
ENA/ENB high + equal direction inputs gives dynamic braking. Enable low gives coast.
Existing 10k pulldowns keep enables low during reset. SENSE_A/B return to power ground.
This schematic has no autonomous motor-current limiter. A fuse and filtered ADC are not substitutes.
Keep the course L298N: check cooling and course stall-test expectations. 3.2A is a motor stall specification, not normal current.
The eight diodes clamp each bridge output to protected battery and ground. Keep loops short.

J80 — LEFT motor



J81 — RIGHT motor



J82 — LEFT encoder




J83 — RIGHT encoder



J601 — SWD (2.54mm)


J602 — 3.3V TTL UART


U81 — 74LVC4245APW





Cockpit zone — dual CAN


CAN A: 16 MHz / 500 kbit/s / 3.3 V















RS = GND: high-speed mode, Termination remains on BUS side.
No SPI or clock net is shared between zones. Separate crystal per controller.


CAN B: 16 MHz / 500 kbit/s / 3.3 V





RS = GND: high-speed mode, Termination remains on BUS side.
No SPI or clock net is shared between zones. Separate crystal per controller.

RASPBERRY PI 4 — 40-pin board socket





Rows 9–13 intentionally unused on PI (Lab3 p17).
Two GND pins per probe group. Active-high LED outputs.
Physical reachability is a layout check, not established by this schematic.

Pins 2/4 receive board 5.1V. PI 3.3V pins 1/17 are NOT joined to board 3.3V.
Do not attach independent USB-C power while board 5.1V is connected.
Confirm socket orientation with a 1:1 print and the actual PI before routing.

Local bypass is not a load-step proof. PI bulk capacitance / rail transient test remains open.







All PI GPIOs are 3.3V signals. Header pin number is NOT BCM GPIO number.
Independent board 3.3V supplies the six CAN interfaces.
A=CE0/IRQ25; B=CE1/IRQ24; confirm Linux labels against the installed overlay.

Shared rails and CAN backbone connect through the root sheet. SPI, clocks and reset stay within each zone.

+3V3 +3V3 +5V +5V GND GND CAN_A_H CAN_A_H CAN_A_L CAN_A_L CAN_B_H CAN_B_H CAN_B_L CAN_B_L

Engineering review; actuator/protection and mechanical sign-off pending.
PRELIMINARY — incomplete board; not for fabrication

Team 4


Sheet: /Cockpit zone/
File: Cockpit.kicad_sch

Title: Cockpit zone — integrated logic and interfaces


Size: A1	Date: 2026-10-23	**Rev: 0.3**
KiCad E.D.A. 10.0.4		Id: 4/5

NiMH PACK INPUT — 10 cells; AA or Sub-C pack selection pending

Design input envelope: 8–15 V at the protected node; verify real cells, contact resistance and sag.
Battery / motor rail is UNREGULATED. No lithium charger or lithium BMS is included.


















Q1 loss at 10 A: 1 W using 10 mOhm at 25 C; hotter silicon has higher resistance.
F1/holder/cable limits, transient overvoltage and thermal layout are open release checks.
J40 is Hirose DF63M-2P-3.96DSA; verify mating contacts, wire gauge, polarity and fuse coordination.

SERVO: 6.6 V; allocation 4 A; TPS564252 (4 A device rating)




























Local CIN beside VIN/GND; short SW loop. Return FB lower resistor to quiet local GND.
44uF nominal COUT; effective value/stability and full-load thermal performance need validation.

5V: 5.1 V; allocation 3.3 A; TPS564252 (4 A device rating)




























Local CIN beside VIN/GND; short SW loop. Return FB lower resistor to quiet local GND.
44uF nominal COUT; effective value/stability and full-load thermal performance need validation.

3V3: 3.318 V; allocation 0.8 A; TPS564252 (4 A device rating)







































Local CIN beside VIN/GND; short SW loop. Return FB lower resistor to quiet local GND.
44uF nominal COUT; effective value/stability and full-load thermal performance need validation.

Engineering review: actuator/protection and mechanical sign-off pending.
PRELIMINARY — incomplete board; not for fabrication

Team 4

Sheet: /Power/
File: Power.kicad_sch

Title: Power — NiMH input and three buck converters

Size: A2	Date: 2026-10-23	**Rev: 0.3**
KiCad E.D.A. 10.0.4		Id: 5/5