


OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS


The SN54/74LS540 and SN54/74LS541 are octal buffers and line drivers with the same functions as the LS240 and LS241, but with pinouts on the opposite side of the package.

These device types are designed to be used as memory address drivers, clock drivers and bus-oriented transmitters/receivers. These devices are especially useful as output ports for the microprocessors, allowing ease of layout and greater PC board density.

- Hysteresis at Inputs to Improve Noise Margin
- PNP Inputs Reduce Loading
- 3-State Outputs Drive Bus Lines
- Inputs and Outputs Opposite Side of Package, Allowing Easier Interface to Microprocessors
- Input Clamp Diodes Limit High-Speed Termination Effects

LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW)






SN54/74LS540 SN54/74LS541

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY




GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA

SN54/74LS540 • SN54/74LS541

BLOCK DIAGRAM



INPUTS			OUTPUTS			
E ₁	E ₂	D	LS540	LS541		
L	L	Н	L	Н		
Н	Х	Χ	Z	Z		
Х	Н	Χ	Z	Z		
L	L	L	Н	L		

- L = LOW Voltage Level
- H = HIGH Voltage Level
- X = Immaterial
- Z = High Impedance

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for		
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Vou	Output HIGH Voltage	54, 74	2.4	3.4		V	V _{CC} = MIN, I _{OH}	= -3.0 mA	
VOH	Output HIGH Voltage	54, 74	2.0			V	V _{CC} = MIN, I _{OH} = MAX, V _{IL} = 0.5 V		
.,,	Outrant I OM/Vallana	54, 74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	VIN = VIL or VIH per Truth Table	
V _{T+} -V _{T-}	Hysteresis		0.2	0.4		V	V _{CC} = MIN		
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.7 V$		
l _{OZL}	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$		
1	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V	
ΊΗ					0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$		
I _I L	Input LOW Current				-0.2	mA	V _{CC} = MAX, V _{IN}	= 0.4 V	
los	Short Circuit Current (Note 1	Circuit Current (Note 1)			-225	mA	V _{CC} = MAX		
	Power Supply Current Total, Output HIGH	LS540			25	mA	V _{CC} = MAX		
Icc	Total, Output LOW	LS541			32	mA			
		LS540			45	mA			
		LS541			52	mA			
	Total Output 3-State	LS540			52	mA			
	Total Output 3-State	LS541			55	mA			

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

SN54/74LS540 • SN54/74LS541

AC CHARACTERISTICS $(T_A = 25^{\circ}C)$

			Limits				
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions
^t PLH		LS540		9.0	15		
tPLH	Propagation Delay, Data to Output	LS541		12	15	ns	
tPHL		LS540		12	15		
tPHL		LS541		12	18]	V _{CC} = 5.0 V C _L = 45 pF
4	Output Enable Time	LS540		15	25	ns	$C_L = 45 \text{ pr}$ $R_L = 667 \Omega$
^t PZH	to HIGH Level	LS541		15	32		
4	Output Enable Time	LS540		20	38	ns	
^t PZL	to LOW Level	LS541		20	38		
4	Output Disable Time	LS540		10	18		
^t PHZ	to HIGH Level	LS541		10	18	ns	0.50.5
4	Output Disable Time	LS540		15	25	ns	C _L = 5.0 pF
^t PLZ	to LOW Level	LS541		15	29		

AC WAVEFORMS




Figure 1




Figure 2




Figure 3





Figure 4



SWITCH POSITIONS

SYMBOL	SW1	SW2	
^t PZH	Open	Closed	
^t PZL	Closed	Open	
^t PLZ	Closed	Closed	
^t PHZ	Closed	Closed	

Figure 5