HD6301Y0, HD63A01Y0, HD63B01Y0, HD63C01Y0 CMOS MCU (Microcomputer Unit)

The HD6301Y0 is a CMOS 8-bit single-chip microcomputer unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 16k bytes of ROM, 256 bytes of RAM, 53 parallel I/O pins, Serial Communication Interface (SCI) and two timers.

■ FEATURES

- Instruction Set Compatible with the HD6301V1
- 16k Bytes of ROM, 256 Bytes of RAM
- 53 Parallel I/O Pins

(48 I/O Pins, 5 Output Pins)

- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer

Input Capture Register × 1

Free Running Counter × 1

Output Compare Register × 2

8-Bit Reloadable Timer

External Event Counter

Square Wave Generation

Serial Communication Interface (SCI)

Asynchronous Mode (8 Transmit Formats, Hardware Parity) Clocked Synchronous Mode

Memory Ready

3 Kinds of Memory Ready

- Halt
- Error Detection

(Address Error, Op-code Error)

- Interrupt External 3, Internal 7
- Operation Mode

Mode 1; Expanded Mode

(Internal ROM Inhibited)

Mode 2; Expanded Mode

(Internal ROM Valid)

Mode 3; Single Chip Mode

- Maximum 65K Bytes Address Space
- Low Power Dissipation Mode

Sleep Mode

Standby Mode (Hardware Standby, Software Standby)


- Minimum Instruction Execution Time $-0.5\mu s$ (f = 2MHz)
- Wide Range of Operation

 $V_{cc} = 3$ to 5.5V (f = 0.1 to 0.5MHz)

 $V_{cc} = 5V \pm 10\% \begin{cases} f = 0.1 \text{ to } 1.0 \text{MHz} : \text{HD6301YO} \\ f = 0.1 \text{ to } 1.5 \text{MHz} : \text{HD63A01YO} \\ f = 0.1 \text{ to } 2.0 \text{MHz} : \text{HD63B01YO} \\ f = 0.1 \text{ to } 3.0 \text{MHz} : \text{HD63C01YO} \end{cases}$


■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles




■ PIN ARRANGEMENT


 HD6301Y0P, HD63A01Y0P, HD63B01Y0P, HD63C01Y0P




 HD6301Y0F, HD63A01Y0F, HD63B01Y0F, HD63C01Y0F




 HD6301Y0CP, HD63A01Y0CP, HD63B01Y0CP, HD63C01Y0CP



 HD6301Y0H, HD63A01Y0H, HD63B01Y0H, HD63C01Y0H



BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3~+7.0	V
Input Voltage	V _{in}	-0.3~V _{CC} +0.3	V
Operating Temperature	T _{opr}	-20~+75	°C
Storage Temperature	T _{stg}	-55~+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field.
But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}, V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V_{CC} = 5.0V ± 10%, V_{SS} = 0V, T_a = -20 ~ +75°C, unless otherwise noted.)

lte-	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_		
Input "High" Voltage	EXTAL	V _{tH}		V _{CC} ×0.7	_	V _{CC} +0.3	V
	Other Inputs			2.0		+0.3	
Input "Low" Voltage	All Inputs	V _{IL}		-0.3		0.8***	V
Input Leakage Current	NMI, RES, STBY, MP ₀ , MP ₁	Nin	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	-	_	1.0	μΑ
Three State Leakage Current	Ports 1, 2, 3, 4 5, 6, 7	I _{TSI}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	-	-	1.0	μΑ
Output "High" Voltage	All Outputs	V _{OH}	$I_{OH} = -200\mu A$	2.4		<u> </u>	V
output ingil tollage	All Catpats	₹ОН	$I_{OH} = -10\mu A$	V _{CC} -0.7	_	_	V
Output "Low" Voltage	All Outputs	Vol	l _{OL} = 1.6mA	†	_	0.4	V
Darlington Drive Current	Ports 2, 6	— Гон	V _{out} = 1.5V	1.0	_	10.0	mA
Input Capacitance	All inputs	C _{in}	$V_{in} = OV, f = 1MHz,$ $Ta = 25$ °C		_	12.5	pF
Standby current	Non Operation	I _{STB}		_	3.0	15.0	μΑ
			Sleeping (f = 1 MHz**)	_	1.5	3.0	mA
		I _{SLP}	Sleeping (f = 1.5MHz**)	_	2.3	4.5	mA
			Sleeping (f=2MHz**)		3.0	6.0	mA
Current Dissipation*			Sleeping (f=3MHz**)		4.5	9.0	mΑ
			Operating (f = 1 MHz**)	-	7.0	10.0	mA
	ļ	lcc	Operating (f = 1.5MHz**)	_	10.5	15.0	mA
			Operating (f=2MHz**)		14.0	20.0	mA
RAM Standby Voltage			Operating (f = 3MHz**)	- 20	21.0	30.0	mA
TICH Standby Voltage		V _{RAM}		2.0	-	-	V

 $V_{\rm H} \, \text{min} = V_{\rm CC} - 1.0 \text{V}, V_{\rm IL} \, \text{max} = 0.8 \text{V} \, \text{(All output terminals are at no load.)}$

typ. value $(f = X \text{ MHz}) = \text{typ. value} \quad (f = 1 \text{MHz}) \times X$ max. value $(f = X \text{ MHz}) = \text{max. value} \quad (f = 1 \text{ MHz}) \times X$ (both the sleeping and operating)

***SCLK 0.6 (-20° C~0° C)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at X MHz operation are decided according to the following formula:

\bullet AC CHARACTERISTICS (V_{CC} = 5.0V \pm 10%, V_{SS} \pm 0V, T_a = -20 \sim +75°C, unless otherwise noted.)

BUS TIMING

		2 1	Test	Н	D6301Y	0	HD	63A01Y	0	HC	63B01	/0	HD	63C01\	0	Unit
Item		Symbol	Condition	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	
Cycle Time		t _{cyc}		1	1	10	0.666	-	10	0.5		10	0.333		10	μ\$
Enable Rise Time		t _{Er}			1	25			25			25			20	ns
Enable Fall Time		t _{Ef}		1	-	25		-	25			25			20	ns
Enable Pulse Width "High"	Level*	PWEH		450			300			220			140			ns
Enable Pulse Width "Low"	Level*	PWEL		450			300			220			140		<u> </u>	ns
Address, R/W Delay Time*	_	t _{AD}		-		250		-	190			160			120	ns
Data Delay Time	Write	t _{DDW}				200			160		_ - _	120		-	100	ns
Data Set-up Time	Read	t _{DSR}		80	<u> </u>		70	_	-	60			50		<u> </u>	ns
Address, R/W Hold Time*		t _{AH1}		80			50			40			20	<u> </u>	<u> </u>	ns
Data Hold Time	Write*	t _{HW1}	Fig. 1	80			50			40			20		<u> </u>	ns
RD, WR Address Hold Time	•	t _{AH2}		70		<u> </u>	50	_	<u> </u>	40	_		20			ns
RD, WR Data Hold Time*		t _{HW2}		70			50			40		ļ <u> </u>	20	ļ	 - -	ns
Data Hold Time	Read	tHR		0		<u> </u>	0		<u> </u>	0			0		-	ns
RD, WR Pulse Width*		PWRW		450	_		300		_	220			140			ns
RD, WR Delay Time		t _{RWD}			<u> </u>	40			40			40			40	ns
RD, WR Hold Time	Ī	t _{HRW}				20		-	20	<u> </u>		20	<u> </u>	ļ —	20	ns
LIR Delay Time		t _{DLR}]			200	-		160	<u> </u>		120		<u> </u>	80	ns
LIR Hold Time		t _{HLR}		10			10	_		10		ļ <u> </u>	5	ļ <u></u>	-	ns
Periferal Read Access Time	,	tACC		_	_						_	<u> </u>	180			ns
MR Set-up Time*		t _{SLR}		400	<u> </u>		280	<u> </u>	<u> </u>	230		<u> </u>	170	1-		ns
MR Hold Time*		t _{HMR}	Fig. 2		-	100		<u> </u>	70	_		50	<u> </u>	-	25	ns
E Clock Pulse Width at MR		PWEMR	l			9	<u> </u>	<u> </u>	9		_	9	1-	ļ. -	9	μ\$
Processor Control Set-up T	ime	t _{PCS}	Fig. 3, 13, 14	200	-		200		<u> </u>	200			100	ļ	1-	n
Processor Control Rise Tim	ъ	t _{PCr}	Fig. 2, 3	_		100		_	100			100		 -	50	n
Processor Control Fall Time	e	t _{PCf}	1 19. 2, 0		-	100		<u> </u>	100			100		↓-	50	n:
BA Delay Time		t _{BA}	Fig. 3		_	250		<u> </u>	190	<u> </u>	_	160	 -	 -	120	n:
Oscillator Stabilization Tim	e	t _{RC}	Fig. 14	20			20	<u> </u>	_	20	-	1-	20	\perp	1-	m
Reset Pulse Width		PWRST		3	-	-	3	-		3			3			t _c

^{*}These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING

			Test	нс	6301 \	′ 0	σн	63A01	Y0	HD	63B01	Y0	HD	63C01	Y0	Unit
item		Symbol	Can- dition	min	typ	max	min	typ	max	min	typ	max	min	typ	max	0111
Peripheral Data Set Up Time	Port 1,2,3 4,5,6	^t PDSU	E:- E	200	_	_	200			200			200			ns
Peripheral Data Hold Time	Port 1,2,3, 4,5,6	^t PDH	Fig.5	200	_		200		_	200	_		200		_	ns
Delay Time (From Enable Fall Edge to Peripheral Ouput)	Port 1,2,3, 4,5,6,7	t _{tWD}	Fig.6		-	300	-		300		-	300	-	-	300	ns
Input Strobe Pulse Width		†PWIS		200			200	-	_	200	-		200		-	ns
Input Data Hold Time	Port 6	tıн	Fig. 10	150			150			150		<u> </u>	150		↓-	ns
Input Data Set-Up Time	Port 6	tıs	1	100	-	_	100	_	<u> </u>	100	-		010		-	ns
Output Strobe Delay T	ime	toSD1	Fig.11	_	-	200	_		200	_	_	200	_		200	ns

TIMER, SCI TIMING

1+	tem	Symbol	Test	н	26301	YO	HD	63A01	Y0	HD	63B01	Y0	HD	63 C 0 1	Y0	Unit
		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	min	typ	max	Unit
Timer 1 Inpu	it Pulse Width	t _{PWT}	Fig. 9	2.0	_	_	2.0	-	_	2.0	-	_	2,0	-	_	t _{cyc}
	Enable Positive Timer Output)	t _{TOD}	Fig. 7,8	_	-	400	_	-	400	_	-	400	-	_	400	ns
SCI Input	Async, Mode		Fig.9	1.0	_	_	1.0	-	_	1.0		_	1.0	-	-	tcyc
Clock Cycle	Clock Sync.	^t Scyc	Fig.4	2.0	-	-	2.0			2.0	-	-	2.0	-		tcyc
SCI Transmit Time (Clock	· · · · · · · · · · · · · · · · · · ·	^t TXD		-	-	220	-	-	220	_	-	220		_	220	ns
SCI Receive (Time (Clock :		^t s Rx	Fig.4	260	_	_	260	-	-	260	-	_	260	-	_	ns
SCI Receive I Time (Clock Sync.		tHRX		100	-		100	_	-	100	_	-	100	_	-	ns
SCI Input Clo Width	ock Pulse	†PWSCK		0.4	-	0.6	0.4	-	0.6	0.4	-	0.6	0.4	-	0.6	tScyc
Timer 2 Inpu	t Clock Cycle	ttcyc		0.2	_	_	2.0	_		2.0	-	-	2.0		-	tcyc
Timer 2 Inpu Width	t Clock Pulse	^t PWTCK	Fig.9	200	_	-	200	-	-	200	-	-	200	-	-	пѕ
Timer 1·2, SC Rise Timer	Cl Input Clock	^t CKr		-	-	100	-	-	100	-	-	100		_	50	ns
Timer 1·2, SC Fall Time	Cl Input Clock	^t CKf		-	_	100	_	-	100	_	-	100	-		50	ns




Figure 1 Mode 1, Mode 2 Bus Timing




Figure 2 Memory Ready and E Clock Timing






Figure 3 HALT and BA Timing



2.4V is high level when clock output.

Figure 4 SCI Clocked Synchronous Timing








Figure 6 Port Data Delay Times (MCU Write)




Figure 7 Timer 1 Output Timing




Figure 9 Timer 1-2, SCI Input Clock Timing




Figure 11 Output Strobe Timing




Figure 8 Timer 2 Output Timing






Figure 10 Port 6 Input Latch Timing



=30pF for Port 2, Port 5, Port 6, Port 7 $R=12k\Omega$ for Port 1 ~ Port 7, E

Figure 12 Bus Timing Test Loads (TTL Load)



@HITACHI




Figure 14 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

 V_{CC} and V_{SS} provide power to the MCU with $5V\pm10\%$ supply. In the case of low speed operation (fmax=500kHz), the MCU can operate with 3 to 5.5 volts. Two V_{SS} pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

EXTAL pin can be drived by the external clock with 45% to 55% duty. The system clock which is one fourth frequency of the external clock is generated in the LSI. The external clock frequency should be less than four times of the maximum operating frequency. When using the external clock, XTAL pin should be open. Fig. 15 shows examples of connection circuit. The crystal and C_{L1} , C_{L2} should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

AT Cut Parallel Resonant Crystal Oscillator




Figure 15 Connection Circuit

• STBY

This pin makes the MCU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

• Reset (RES)

This pin resets the MCU from power OFF state and provides a startup procedure. During power-on, \overline{RES} pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of ports are not initialized during reset, so their contents are undefined in this procedure.

To reset the MCU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MCU starts the next operation.

- (1) Latch the value of the mode program pins; MP₀ and MP₁.
- (2) Initialize each internal register (Refer to Table 6).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ₁, IRQ₂ and IRQ₃, this bit should be cleared in advance.
- (4) Put the contents (=start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

• Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at NMI signal detection will proceed to its compeletion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

In response to an NMI interrupt, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) At reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge be input to NMI pin.

Interrupt Request (IRQ₁, IRQ₂)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete

the current instruction before the acceptance of the request. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins $(\overline{IRQ_1})$ and $\overline{IRQ_2}$ also as port pins P_{50} and P_{51} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₃). IRQ₃ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 16 shows the block diagram of the interrupt circuit.




Figure 16 Interrupt Circuit Block Diagram

Table 1 Interrupt Vector Memory Map

	Ve	ctor	
Priority	MSB	LSB	Interrupt
Highest	FFFE	FFFF	RES
t	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	IRQ ₁ , ISF (port 6 Input Strobe)
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
	FFEA	FFEB	IRQ ₂
Lowest	FFFO	FFF1	SIO (RDRF+ORFE+TDRE+PER)

Mode Program (MP₀, MP₁)

These two pins decide the operation mode. Refer to "MODE SELECTION" for more details.

The following signal descriptions are applicable only for the expanded mode.

■ Read/Write (R/W; P₇₂)

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

• RD, WR (P70, P71)

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

● Load Instruction Register (LIR; P₇₃)

This signal shows the instruction opecode being on data bus (active low), this pin can drive one TTL load and 30pF capacitance.

Memory Ready (MR; P₅₂)

This is the input control signal which stretches the system clock's "High"period to access low-speed memories. HD6301Y0 can select three kinds of low-speed memory access method by RAM/Port 5 Control Register's MRE bit and AMRE bit. In the case that CPU accesses low-speed memories by the external MR signal (MRE="1", AMRE="0"), the system clock operates in normal sequence when this signal is in "High".

sequence when this signal is in "High".

But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with

low-speed memories (See Fig. 2). Up to $9\mu s$ can be stretched.

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

● Halt (HALT; P₅₃)

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA (P₇₄) "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled.

(Note) Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.

Bus Available (BA; P₇₄)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6301Y0 doesn't make BA "High" under the same condition.

PORT

The HD6301Y0 provides seven I/O ports. Port 1, 2, 3, 4, 5, and 6 are 8-bit I/O ports. Each port provides Data Direction Register(DDR). Port 1 and port 3 select the I/O state by the byte and port 2, 4, 5 and 6 the I/O state by the bit. Port 7 is a 5-bit output-only port. In the expanded mode (mode 1, mode 2), port 3 becomes data buses, port 1 and port 4 address buses and port 7 control signal pins.

Table 2 Port and Data Direction Register Address


Port	Port Address	Data Direction Register
Port 1	\$0002	\$0000
Port 2	\$0003	\$0001
Port 3	\$0006	\$0004
Port 4	\$0007	\$0005
Port 5	\$0015	\$0020
Port 6	\$0017	\$0016
Port 7	\$0018	

Port 1

An 8-bit I/O port. The DDR of port 1 (P1DDR) controls the I/O state. It provides a bit which select the I/O state by the byte ("0" for input and "1" for output).

As it is cleared during reset, port 1 is an input port.

In the expanded mode (mode I, mode 2), port 1 functions as a lower address buses (A_0 to A_7). Port 1 can drive one TTL load and 90pF capacitance.



Port 2

An 8-bit I/O port. Port 2 DDR (P2DDR) controls the I/O state. This port provides DDR corresponding to each bit and can define input or output by the bit ("0" for input, "1" for output).


As Port 2 DDR is cleared during reset, it will be an input port. Port 2 is also used as an I/O pin for timer 1, Timer 2 and the SCI. Pins for Timers and the SCI set or reset each DDR depending on their functions and become I/O pins. When port 2 functions as an I/O port after used as I/O pins of the timers or the SCI, the I/O direction of the pins remain as it is used as the I/O pin of timer and SCI.

Port 2 can drive one TTL load and 30pF capacitance. This port

can produce 1mA when $V_{out} = 1.5V$ to drive directly the base of Darlington transistor.

P₂₀ (Tin)


 P_{20} is also used as an external input pin for the input-capture. This pin is an I/O port which is an input or output as defined by the Data Direction Register (P_{20} DDR) ("0" for an input and "1" for an output). Then either a signal to or from P_{20} ("to" for an output port, "from" for an input port) is always input to the Timer 1 input capture.




P₂₁ (Tout 1), P₂₄ (Tx), P₂₅ (Tout 2), P₂₆ (Tout 3)

These four pins can be also used as output pins for Timer 1,
Timer 2 and a transmit output of the SCI. Timer 1, and the SCI

have a register which enables output. By setting these registers, they automatically will be output pins of timer or the SCI.




 P_{22} (SCLK) P_{22} is also used as a clock I/O pin for the SCI. It is selected as a clock input or output pin by the operating mode of the SCI. It is usable as an I/O port when the SCI has no clock input or output (as an output port if P_{22} DDR=1, as an input port if P_{22} DDR=0).



P₂₃ (Rx), P₂₇ (TCLK)

 P_{23} and P_{27} are also used as received data input pins for the SCI and external clock input pins for Timer 2. The SCI and Timer 2 have registers which enable input. If the registers are set, the DDR $(P_{23}DDR, P_{27}DDR)$ are cleared and P_{23} and P_{27} will be input pin for Rx and TCLK.


Since the SCI will be a clocked synchronous mode by an external clock-input during reset, the DDR of P_{22} is cleared automatically and P_{22} is an input port. Set the SCI to a mode where P_{22} is not used (CC0 or CC1 of the RMC Register is "0" or "1" respectively) and write "1" to the P_{22} DDR to make P_{22} an output port.




Port 3

An 8-bit I/O port. The DDR of port 3 controls the I/O state. It provides only one bit which defines I/O state by the byte ("0" for input and "1" for output).

During reset, it is cleared and port 3 becomes an input port. In the expanded modes (Mode 1, Mode 2), port 3 functions as data buses (D_0 to D_7). Port 3 can drive one TTL load and 90pF capacitance.





PORT3 DDR (\$0004) (Write only, Bit 0 is cleared during reset.)

PORT3 (\$0006) (R/W, not initialized during reset.)


Port 4

An 8-bit I/O port. The DDR of port 4 controls I/O state. Each bit of port 4 has a DDR which defines I/O state ("0" for input and "1" for output).

During reset, the DDR of port 4 is cleared and port 4 becomes an input port.

In the expanded modes (Mode 1, Mode 2), port 4 functions as address buses (A₈ to A₁₆). In Mode 1 (expanded mode with no

internal ROM), the DDR is set automatically and outputs addresses. But in Mode 2 (expanded mode with internal ROM), the DDR is cleared and port 4 becomes an input port during reset. Set the DDR to "1" to output the upper addresses $(A_8$ to $A_{16})$ to the outside. If not all of the upper addresses have to be output, the pins which don't output addresses can be used as input pins. Port 4 can drive one TTL load and 90pF capacitance.



• Port 5

An 8-bit I/O port. The DDR of port 5 controls I/O state. Each bit of port 5 has a DDR which defines I/O state ("0" for input and "1" for output).

P46

 P_{45}

P44

P42

P41

P40

P47

During reset, the DDR of port 5 is cleared and port 5 becomes an input port.

Port 5 is also usable as $\overline{IRQ_1}$, $\overline{IRQ_2}$, $\overline{IRQ_2}$, \overline{IRALT} , MR and the strobed signal of port 6 for handshake (IS, OS). It is set to input or output automatically if it is used as these control signal pins (except P_{54} , IS). Since the DDR of port 5, as is port 2, is set or reset by the control signal, I/O directions of the I/O ports are retained after the control signal is disabled. Port 5 can drive one TTL load and 90pF capacitance.

P50 (IRQ1), P51 (IRQ2)


 P_{50} and P_{51} are also usable as interrupt pins. The RAM/port 5 control registers of $\overline{IRQ_1}$ and $\overline{IRQ_2}$ have enable bits (IQ1E, IQ2E). When these bits are set to "1", P_{50} and P_{51} will automatically be interrupt input pins.

P₅₂ (MR), P₅₃ (HALT)

PORT4 (\$0007)

(R/W, not initialized during


 P_{52} and P_{53} are also usable as MR and HALT inputs. MR and HALT have enable bits (MRE, HLTE) in the RAM/Port 5 Control Register as $\overline{IRQ_1}$ and $\overline{IRQ_2}$. In the single chip mode (Mode 3), P_{52} and P_{53} are usable as I/O ports regardless of the value of the enable bits. In the expanded mode (Mode 1 or Mode 2), since MRE is cleared during reset, P_{52} is usable as an I/O port. Since HLTE is set during reset, the DDR of P_{53} will be automatically reset to be a HALT input pin. HLTE of the RAM/Port 5 Control Register has to be cleared to use P_{53} as an I/O port.



- * Initializing value during reset;
- IRQ1E = "0", IRQ2E = "0", MRE = "0"**, HLTE = "1"**
- **P₅₂ and P₅₃ can be used as I O ports in spite of the value of this register in Mode 3


P₅₄ (\overline{IS}) P₅₄ is also usable as the input strobe (\overline{IS}) for port 6 handshake interface. This pin, as is P₂₀, is always an I/O port. If P₅₄ is used as

an output port (set the DDR of P_{54} to "1"), an output signal from P_{54} will be the input to $\overline{15}$.




 P_{55} (\overline{OS}) P_{55} is also usable as the output strobe (\overline{OS}) for port 6 handshake interface. It will be an I/O port during reset, and an \overline{OS} output pin

by setting the $\overline{\text{OS}}$ enable register (OSE) of the port 6 Control Status Register (P6CSR).



 $\begin{array}{c} \textbf{P_{56}, P_{57}} \\ \textbf{P_{56}} \text{ and } \textbf{P_{57}} \text{ are I/O ports.} \end{array}$




Port 6

8-bit I/O port. Port 6 DDR controls I/O state. Each bit of port 6 has a DDR and designates input or output ("0" for input, "1" for output). During reset, Port 6 DDR is cleared and port 6 becomes an input port.

Port 6 controls parallel handshake interface besides functions as an I/O port. Therefore, it provides DDRs to control and IS LATCH to latch the input data.

Port 6 can drive one TTL load and 30pF capacitance. It can drive directly the base of Darlington transistor as port 2.




Port 7

A 5-bit output port. In single-chip mode (Mode 3), port 7 goes to a high impedance state during reset. By a write to Port 7, Port 7 goes to the output state from the high impedance state, and it outputs the written data. Once it becomes output state, Port 7 functions

as an output port. CPU 7 can also read the Port 7 data register to execute bit manipulation instruction. In the expanded mode (Mode 1, Mode 2), Port 7 is an output pin for control signals (RD, WR, R/W, LIR, BA) from the CPU.

Port 7 can drive one TTL load and 30pF capacitance.



■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register (RP5CR)

7	6	5	4	3	2	1	0	-
STBY PWR	RAME	STBY FLAG	AMR E	HLTE	MRE	IRQ ₂	IRQ ₁	\$0014

Bit 0, Bit 1 ÎRQ₁, ÎRQ₂ Enable Bit (IRQ₁E, IRQ₂E)

When using P₅₀ and P₅₁ as interrupt pins, write "1" in these bits. When the bit is set to "1", the DDRs corresponding to P₅₀ and P₅₁ are cleared and become IRQ₁ input pin and IRQ₂ input pin. When IRQ₁E and IRQ₂E are set, P₅₀ and P₅₁ cannot be used as an output ports. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits are cleared during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P_{52} as an input pin of the "memory ready" signal, write "1" in this bit. When set, P_{52} DDR is automatically cleared and becomes the MR input pin. In Mode 3, however, the "memory ready" is inhibited regardless of the bit. The bit is cleared during reset.

Bit 3 Halt Enable Bit (HLTE)

When using P_{ss} as an input pin of the \overline{HALT} signal, write "1" in this bit. When this bit is set, P_{ss} DDR is automatically cleared and becomes the Halt input pin. If the bit is "0", the Halt function is inhibited and P_{ss} is used as an I/O port. The bit is set to "1" during reset. However, in Mode 3, Halt function is inhibited regardless of the bit.

(Note) When using P₅₂ and P₅₃ as the input ports in mode 1 and 2, MRE and HLTE bit should be cleared just after the reset

Bit 4 Auto Memory Ready Enable Bit (AMRE)

When the bit is set and the CPU accesses the external address, "memory ready" operates automatically and stretches the E clock's "High" duration for one system clock. When MRE bit of bit 2 is cleared and when the CPU accesses the external address space, the function operates. When MRE bit set and then the CPU accesses the external address space with P₅₂ (MR) pin in "low", "memory ready" operates automatically. In Mode 3, regardless of the bit value, the "auto memory ready" function is inhibited. (See Table 3 and Fig. 17.)

(Note) Since this bit is set to "1" during reset, clear the bit at the beginning of the program when auto memory ready doesn't have to operate.

Table 3 "Memory Ready" Function

MRE	AMRE	Function
0	0	"Memory ready" inhibited.
0	1	When the CPU accesses the external address, "High" duration of E clock automatically becomes one-cycle longer. This state is retained during reset.
1	0	"Memory ready" operates by P ₅₂ (MR) pin. The function is the same as that of the HD6301X0.
1	1	When the CPU accesses the external address space with the P ₅₂ (MR) pin in "low", the "auto memory ready" operates. This function is effective if it has both "high-speed memory" and "slow memory" outside. Input CS signal of "slow memory" to MR pin.

Bit 5 Standby Flag (STBY FLAG)

By clearing this flag, HD6301Y0 gets into the standby mode by software. This flag is set to "1" during reset, so the standby mode is canceled with RES pin in "low". The RES pin should be in "low" until oscillation becomes stable (min. 20ms.). If the STBY pin in is in "low", the standby mode can not be canceled with the RES pin in "low".

Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit. By resetting the MCU, "1" is set to this bit, and on-chip RAM is enabled.

When this bit is cleared (=logic "0") on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data

Bit 7 Standby Power Bit (STBY PWR)

When V_{CC} is not provided in standby mode, this bit is cleared. This is a flag for read/write and can be read by software. If this bit is set before standyby mode, and remains set even after returning from standby mode, V_{CC} voltage is provided during standby mode and the on-chip RAM data is valid.




Figure 17 Memory Ready Timing


Bit 7 is Read-Only bit

■ Port 6 Control/Status Register

This is the Control/Status Register for parallel handshake interface using Port 6. The functions are as follows;

- 1) Latches input data to Port 6 at the IS (P₅₄) falling edge.
- Outputs a strobe signal OS (P₅₅) outward by reading or writing to port 6.
- When IS FLAG is set at the TS falling edge, an interrupt occurs.

The following shows Port 6 Control/Status Register (P6CSR).



Bit 0

Bit 1 Not used.

Bit 2

Bit 3: Latch Enable

This register controls the input latch for Port 6 (ISLATCH). When this bit is set to "1", the input data to port 6 will be latched inward at the $\overline{18}$ (P₅₄) falling edge. An input latch will be canceled by reading Port 6, which enables to latch the next data. If cleared,

the input latch remains canceled and this bit functions as a usual I/O port. This bit is cleared during reset.

Bit 4: OSS Output Strobe Select

This register initiates an output strobe (\overline{OS}) from P_{55} by reading or writing to port 6. When cleared, \overline{OS} occurs by reading Port 6. When set, \overline{OS} occurs by writing to Port 6. This bit is cleared during reset.

Bit 5: OSE Output Strobe Enable

This register decides the enabling or disabling of the output strobe. When cleared, P_{55} functions as an I/O port. When set, P_{55} functions as an \overline{OS} output pin. (P_{55} DDR is set by OSE.) This bit is cleared during reset.

Bit 6: IS IRQ₁ Enable Input Strobe Interrupt Enable

When set, an $\overline{IRQ_1}$ interrupt to the CPU occurs by setting IS FLAG of bit 7. When cleared, the interrupt does not occur. This bit is cleared during reset.

Bit 7: IS Flag Input Strobe Flag

This flag is set at the IS (P_{54}) falling edge. This flag is for readonly. When set, the flag is cleared by reading or writing to Port 6 after reading the Port 6 Control Status Register. This bit is cleared during reset.




Figure 18 Input Strobe Interrupt block Diagram

MODE SELECTION

Mode program pins, MP_0 and MP_1 determine the operation mode of the HD6301Y0 as Table 4 shows.

Mode 1 (Expanded Mode)

In this mode, port 3 is data bus and port 1 "Lower" address bus and port 4 "Upper" address bus to interface directly with the HMCS6800 buses. A control signal such as R/W is produced at port 7. In mode 1, on-chip ROM is disabled and 65k bytes of address space are externally expandable (refer to Fig. 19).

● Mode 2 (Expanded Mode)

This mode is also expandable as well as mode 1. But in this mode, on-chip ROM is enabled and the expandable address space is 48k bytes (refer to Fig. 20).

In Mode 2, port 4 is available as an input port during reset, and so the upper address is not output outwards. After reset starts, set the P4DDR corresponding to the external address output. By setting the DDR, the upper address is output. When a small external memory space is provided, the pin not required to output the

address externally can be used as the input port

Mode 3 (Single-chip Mode)

In this mode, all ports are available (refer to Fig. 21).

Table 4 Mode Selection

Mode	MP ₁	MPo	ROM	RAM	Interrupt Vector	Operation Mode
1	"L"	"H"	E	l.	E	Expanded Mode
2	"H"	"L"	ı	l.	- 1	Expanded Mode
3	"H"	"H"	l	ı	1	Single-chip Mode

[&]quot;L" = Logic "0", "H" = Logic "1", I; Internal, E; External.

Mode and Port

Table 5 shows MCU signals in each mode.

Table 5 MCU Signals in Each Mode

Mode	Mode 1	Mode 2	Mode 3
Port 1	Address Bus (A ₀ ~A ₇)	Address Bus (A ₀ ~A ₇)	I/O Port
Port 2	I/O Port	I/O Port	I/O Port
Port 3	Data Bus (D ₀ ~D ₇)	Data Bus (D ₀ ~D ₇)	I/O Port
Port 4	Address Bus (A ₈ ~A ₁₅)	I/O Port or Address Bus (A ₈ ~A ₁₅)	1/O Port
Port 5	I/O Port	I/O Port	I/O Port
Port 6	I/O Port	I/O Port	I/O Port
Port 7	RD, WR, R/W, LIR, BA	RD, WR, R/W, LIR, BA	Output Port

^{*} The addressing RAM area can be external by clearing RAME bit \$0014.




Figure 19 Mode 1




Figure 20 Mode 2




Figure 21 Mode 3

Table 6 Internal Register

Port 1 DDR (Data Direction Register)	R/W**	Initialized value during reset***
Port 1	w	\$FE
O3	w	\$00
Port 3 DDR Port 4 DDR Port 4 DDR Port 3 Port 4 Port 3 Port 4 Port 3 Port 4 Port 4 Port 4 Port 4 Port 5 Port 4 Port 5 Port 4 Port 5 Port 4 Port 5 Port 4 Port 7 Port 4 Port 7 Port 4 Port 7 Port 8 Port 9 Port 7 Port 6 Port 6 Port 6 Port 6 Port 7 Port 7 Port 7 Port 6 Port 7 Port 8 Port 7 Port 9 Port 7 Port 7 Port 7 Port 9 Port 9 Port 9 Port 9 Port 9 Port 5 Port 9 Port	R/W	indefinite
Port 4 DDR Port 3 Port 4 Port 3 Port 4 Port 5 Pree Running Counter (MSB) Pree Running Counter (MSB) Pree Running Counter (MSB) Pree Running Counter (LSB) Pree Running Counter (LSB) Pree Running Counter (LSB) Pree Running Counter (LSB) Port 1 Dutput Compare Register 1 (MSB) Port 1 Dutput Capture Register (LSB) Port 1 Dimer Control/Status Register 2 Description of the precipitation of t	R/W	indefinite
O6 Port 3 O7 Port 4 O8 Timer Control/Status Register 1 O9 Free Running Counter (MSB) OA Free Running Counter (LSB) OB Output Compare Register 1 (MSB) OC Output Compare Register 1 (LSB) OD Input Capture Register (MSB) OE Input Capture Register (LSB) OF Timer Control/Status Register 2 TCSR2 Rate/Mode Control Register Tx/Rx Control Status Register 1 Transmit Data Register RAM/Port 5 Control Register RAM/Port 5 Control Register RP5CR PORT5 Port 6 Port 6 DDR Port 7 Output Compare Register 2 (MSB) OCR1L Receive Data Register RP5CR PORT5 RP6DR PORT6 RP6DR PORT6 RPORT7 Output Compare Register 2 (MSB) OCR2L Timer Control/Status Register 3 TCSR3 Timer Control/Status Register 3 TCSR3 Timer Control Status Register 2 TCSR2 TSTREG PORT 5 DDR PORT 6 Control/Status Register 2 TSTREG PORT 5 DDR PORT 6 Control/Status Register 3 TSTREG PORT 5 DDR PORT 6 Control/Status Register 4 TSTREG PORT 5 DDR PORT 6 Control/Status Register 5 TSTREG PORT 5 DDR PORT 6 Control/Status Register 6	W	\$FE
O7 Port 4 O8 Timer Control/Status Register 1 O9 Free Running Counter (MSB) OA Free Running Counter (LSB) OB Output Compare Register 1 (LSB) OC Output Compare Register 1 (LSB) OC Output Capture Register 1 (LSB) OE Input Capture Register (MSB) OE Input Capture Register (LSB) OF Timer Control/Status Register 2 TCSR2 Rate/Mode Control Register Tx/Rx Control Status Register 1 Receive Data Register RDR Transmit Data Register RAM/Port 5 Control Register RAM/Port 5 Control Register RP5CR PORT5 PORT6 PORT6 PORT6 PORT6 PORT7 Output Compare Register 2 (MSB) OCR2H Output Compare Register 3 Timer Control/Status Register 3 Timer Control/Status Register 3 Timer Control/Status Register 3 Timer Tup Counter Toonstant Register 7 Tx/Rx Control Status Register 2 TSTREG PORT 5 DDR PORT 6 Control/Status Register 2 TSTREG PORT 5 DDR PORT 6 Control/Status Register 7 PORT 6 CONR TSTREG PORT 5 DDR PORT 6 CONTOL/Status Register 9 PORT 6 CONR TSTREG PORT 5 DDR PORT 6 CONTOL/Status Register 9 PORT 6 CONTOL/Status Register 9	w	\$00
Timer Control/Status Register 1 TCSR1 Free Running Counter (MSB) Free Running Counter (LSB) OA Free Running Counter (LSB) OB Output Compare Register 1 (MSB) OC Output Compare Register 1 (LSB) OD Input Capture Register (MSB) OE Input Capture Register (LSB) OF Timer Control/Status Register 2 TCSR2 TIMER CONTROL REGISTER TX/Rx Control Status Register 1 Receive Data Register TTDR RAM/Port 5 Control Register RAM/Port 5 Control Register RAM/Port 5 Control Register RAM/Port 6 DDR Port 6 Port 7 Output Compare Register 2 (MSB) OCR2H Output Compare Register 2 (MSB) OCR2L Timer Control/Status Register 3 TCSR3 TCSR2 TSTREG TCSR4 TCS	R/W	indefinite
Free Running Counter (MSB) Free Running Counter (LSB) Free Running Counter (LSB) OB Output Compare Register 1 (MSB) OCR1H OC Output Compare Register 1 (LSB) OD Input Capture Register (MSB) OE Input Capture Register (LSB) OF Timer Control/Status Register 2 TCSR2 IO Rate/Mode Control Register RMCR Tx/Rx Control Status Register 1 Receive Data Register RDR Transmit Data Register RAM/Port 5 Control Register RP5CR Port 5 Port 6 Port 6 DDR Port 7 Port 6 Routput Compare Register 2 (MSB) OCR2H Output Compare Register 2 (LSB) COR2L Timer Control/Status Register 3 TCSR3 TCC Time Constant Register TERSR3 TCONR Timer 2 Up Counter Tx/Rx Control Status Register 2 TSTREG PORT 5 DDR PORT 5 DDR PORT 6 Control/Status Register 7 TSTREG PORT 5 DDR PORT 6 Control/Status Register 7 TSTREG PORT 5 DDR PORT 6 Control/Status Register 9 PORT 6 Control/Status Reg	R/W	indefinite
OA Free Running Counter (LSB) OB Output Compare Register 1 (MSB) OC Output Compare Register 1 (LSB) OD Input Capture Register (MSB) OE Input Capture Register (MSB) OF Timer Control/Status Register 2 TCSR2 TAYRX Control Status Register 1 Receive Data Register Transmit Data Register RAM/Port 5 Control Register RAM/Port 5 Control Register RP5CR Port 6 Port 6 Port 7 Output Compare Register 2 (MSB) OCR2H OUTPUT Compare Register 3 Control Control Compare Compar	R/W	\$00
OB Output Compare Register 1 (MSB) OC Output Compare Register 1 (LSB) OD Input Capture Register (MSB) OE Input Capture Register (MSB) OF Timer Control/Status Register 2 TCSR2 TO Rate/Mode Control Register Tx/Rx Control Status Register 1 Receive Data Register RDR Transmit Data Register RP5CR Port 5 Port 5 Port 6 Port 6 DDR Port 7 Port 6 Port 7 Output Compare Register 2 (MSB) OCR2H Output Compare Register 2 (LSB) Timer Control/Status Register 3 Timer Control/Status Register 3 Timer Control/Status Register 3 TCSR3 TCTSR3 TCTSR5 TCONR TDTSTREG PORT 5 DDR PORT 6 Control/Status Register 2 TSTREG PORT 5 DDR PORT 6 Control/Status Register P6CSR 22 —————————————————————————————————	R/W	\$00
OB Output Compare Register 1 (MSB) OC Output Compare Register 1 (LSB) OD Input Capture Register (MSB) OE Input Capture Register (MSB) OF Timer Control/Status Register 2 TCSR2 TO Rate/Mode Control Register Tx/Rx Control Status Register 1 Receive Data Register RDR Transmit Data Register RP5CR Port 5 Port 5 Port 6 Port 6 DDR Port 7 Port 6 Port 7 Output Compare Register 2 (MSB) OCR2H Output Compare Register 2 (LSB) Timer Control/Status Register 3 Timer Control/Status Register 3 TCSR3 TCTRAN Timer Control/Status Register 3 TCSR3 TCTRAN Timer Control/Status Register 2 TCNR TEST TEST TEST TEST TEST TEST TEST TEST	R/W	\$00
OC Output Compare Register 1 (LSB) OD Input Capture Register (MSB) OE Input Capture Register (LSB) OF Timer Control/Status Register 2 TCSR2 10 Rate/Mode Control Register 11 Tx/Rx Control Status Register 1 TRCSR1 12 Receive Data Register 13 Transmit Data Register 14 RAM/Port 5 Control Register 15 Port 5 Port 6 Port 6 DDR 17 Port 6 Port 7 Port 7 Port 7 Output Compare Register 2 (MSB) OCR2H Output Compare Register 3 TCSR3 TC Timer Control/Status Register 3 TCSR3 TCONR TIMEr 2 Up Counter Tx/Rx Control Status Register 2 Test Register* TSTREG PORT 5 DDR PORT 6 Control/Status Register TCSR3 TTREG PORT 5 DDR PORT 6 Control/Status Register TCSR3 TTREG PORT 6 Control/Status Register TCSR3 TCSR3 TTREG TORR TORR TORR TORR TREG TSTREG TS	R/W	\$FF
Input Capture Register (MSB) ICRH OE	R/W	\$FF
OF Timer Control/Status Register 2 TCSR2 10 Rate/Mode Control Register RMCR 11 Tx/Rx Control Status Register 1 TRCSR1 12 Receive Data Register RDR 13 Transmit Data Register TDR 14 RAM/Port 5 Control Register RP5CR 15 Port 5 PORT5 16 Port 6 DDR P6DDR 17 Port 6 P0RT6 18 Port 7 PORT7 19 Output Compare Register 2 (LSB) OCR2H 1A Output Compare Register 2 (LSB) OCR2L 1B Timer Control/Status Register 3 TCSR3 1C Timer Constant Register TCONR 1D Timer 2 Up Counter T2CNT 1E Tx/Rx Control Status Register 2 TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — —<	R	\$00
OF Timer Control/Status Register 2 TCSR2 10 Rate/Mode Control Register RMCR 11 Tx/Rx Control Status Register 1 TRCSR1 12 Receive Data Register RDR 13 Transmit Data Register TDR 14 RAM/Port 5 Control Register RP5CR 15 Port 5 PORT5 16 Port 6 DDR P6DDR 17 Port 6 PORT6 18 Port 7 PORT7 19 Output Compare Register 2 (LSB) OCR2H 1A Output Compare Register 2 (LSB) OCR2L 1B Timer Control/Status Register 3 TCSR3 1C Time Constant Register TCONR 1D Timer 2 Up Counter T2CNT 1E Tx/Rx Control Status Register 2 TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — — </td <td>R</td> <td>\$00</td>	R	\$00
11 Tx/Rx Control Status Register 1 TRCSR1 12 Receive Data Register RDR 13 Transmit Data Register TDR 14 RAM/Port 5 Control Register RP5CR 15 Port 5 P0RT5 16 Port 6 DDR P6DDR 17 Port 6 P0RT6 18 Port 7 P0RT7 19 Output Compare Register 2 (ILSB) OCR2H 1A Output Compare Register 2 (ILSB) OCR2L 1B Timer Control/Status Register 3 TCSR3 1C Timer Constant Register TCONR 1D Timer 2 Up Counter TZCNT 1E Tx/Rx Control Status Register 2 TRCSR2 1F Test Register* TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — —	R/W	\$10
Receive Data Register	R/W	\$C0
13	R/W	\$20
13	R	\$00
15	w	indefinite
16	R/W	\$F8 or \$78
17 Port 6 PORT6 18 Port 7 PORT7 19 Output Compare Register 2 (LSB) OCR2H 1A Output Compare Register 2 (LSB) OCR2L 1B Timer Control/Status Register 3 TCSR3 1C Time Constant Register TCONR 1D Timer 2 Up Counter T2CNT 1E Tx/Rx Control Status Register 2 TRCSR2 1F Test Register* TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — —	R/W	indefinite
18 Port 7 19 Output Compare Register 2 (MSB) 1A Output Compare Register 2 (LSB) 1B Timer Control/Status Register 3 1C Time Constant Register TCONR 1D Timer 2 Up Counter T2CNT 1E Tx/Rx Control Status Register 2 1F Test Register* 20 PORT 5 DDR 21 PORT 6 Control/Status Register 22 — — — — — — — — — — — — — — — — — —	l w	\$00
19 Output Compare Register 2 (MSB) 1A Output Compare Register 2 (LSB) 1B Timer Control/Status Register 3 1C Time Constant Register 1D Timer 2 Up Counter 1E Tx/Rx Control Status Register 2 1F Test Register* 20 PORT 5 DDR 21 PORT 6 Control/Status Register 22 — — — — — — — — — — — — — — — — — —	R/W	indefinite
1A Output Compare Register 2 (LSB) 1B Timer Control/Status Register 3 TCSR3 1C Time Constant Register TCONR 1D Timer 2 Up Counter TzCNT 1E Tx/Rx Control Status Register 2 TRCSR2 1f Test Register* TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — — — — — — — — — — — — — — — — —	R/W	indefinite
1B Timer Control/Status Register 3 TCSR3 1C Time Constant Register TCONR 1D Timer 2 Up Counter T2CNT 1E Tx/Rx Control Status Register 2 TRCSR2 1F Test Register* TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — —	R/W	\$FF
1C Time Constant Register TCONR 1D Timer 2 Up Counter T2CNT 1E Tx/Rx Control Status Register 2 TRCSR2 1f Test Register* TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — —	R/W	\$FF
1D Timer 2 Up Counter T2CNT 1E Tx/Rx Control Status Register 2 TRCSR2 1f Test Register* TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — —	R/W	\$20
1E Tx/Rx Control Status Register 2 TRCSR2 1F Test Register* TSTREG 20 PORT 5 DDR P5DDR 21 PORT 6 Control/Status Register P6CSR 22 — — 23 — — 24 — —	w	\$FF
1F	R/W	\$00
20	R/W	\$28
21 PORT 6 Control/Status Register P6CSR 22 — — — — — — — — — — — — — — — — — —	_	-
22 — — — — — — — — — — — — — — — — — —) w	\$00
23 — — — — — — — — — — — — — — — — — — —	R/W	\$07
24 – –	<u> </u>	_
24	_	_
	_	-
25 Reserved _	_	_
26	_	_

Register for test. Don't access this register.
 R: Read-only register, W: Write-only register, R/W: Read/Write register.
 When empty bit is in the register, it is set to "1"




Figure 22 HD6301Y0 Memory Map

■ TIMER 1

The HD6301Y0 provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configured as follows (refer to Fig. 24).


- · Control/Status Register 1 (8 bit)
- · Control/Status Register 2 (7 bit)
- · Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
- · Input Capture Register (16 bit)

• Free-Running Counter (FRC) (\$0009:000A)

The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared during reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower 8 bit, but also the upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX, etc.)



In the case of the CPU write (\$5AF3) to the FRC

Figure 23 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A: OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit(OLVL) in the TCSR will be output to bit 1 (OCR 1) and bit 5 (OCR 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the upper byte of the OCR or FRC. This is to begin the compare function at this cycle, because the CPU writes the upper byte to the FRC, and at the next cycle the counter is set to \$FFF8.

 For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX, etc.) should be used.

• Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read-only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are

read-only which indicate the following timer status.

The counter value reached to \$0000 as a result of counting-up (TOF).

Bit 6 A match has occurred between the FRC and the OCR 1 (OCF1).

Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are the each bit descriptions.

Timer Control/Status Register 1

7	6	5	4	3	_ 2	1	0	
ЮF	OCF1	TOF	EICI	EQC 1	ETOI	IEDG	OLVL1	\$0008

Bit 0 **OLVL1 Output Level 1**

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1) is set to "1", OLVL1 will appear at bit 1 of port 2.

IEDG Input Edge

This bit determines which edge, rising or falling, of input signal of bit 0 of port 2 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG =0, triggered on a falling edge

("High" to "Low") IEDG=1, triggered on a rising edge

("Low" to "High")

ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ3) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

EOCI1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ₃) by OCI1 interrupt is enabled. When cleared, the interrupt is inhibited.

EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRO₃) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

TOF Timer Overflow Flag

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's MSB byte (\$0009) is read by the CPU after the TCSR1 read at TOF=1.

OCF1 Output Compare Flag 1

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read at OCF=1.

ICF Input Capture Flag

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR after the TCSR1 or TCSR2 read at ICF=1.


Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

A match has occurred between the FRC and the OCR2 (OCF2).

Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6. The same status flag as the ICF flag of the TCSR1, bit 7. Bit 7 The followings are the each bit descriptions.

Timer Control/Status Register 2



Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.

OE2 Output Enable 2 Bit 1

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/ O port. When set, it will be an output of OLVL2 automatically.

OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2) is set to "1", OLVL2 will appear at port 2, bit 5.

EOCI2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ3) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited.

Not used Bit 4

OCF2 Output Compare Flag 2 Bit 5

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read at OCF2=1.

OCF1 Output Compare Flag 1

ICF Input Capture Flag

OCF1 and ICF are dual addressed. If which register, TCSR1 or TCSR2, CPU reads, it can read OCF1 and ICF to bit 6 and bit

Both the TCSR1 and TCSR2 will be cleared during reset. (ote) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 24 Timer 1 Block Diagram

■ TIMER 2

In addition to the timer 1, the HD6301Y0 provides an 8-bit reloadable timer, which is capable of counting the external event. The timer 2 contains a timer output, so the MCU can generate three independent waveforms. (Refer to Fig. 25.)

The timer 2 is configured as follows:

- · Control/Status Register 3 (7 bits)
- 8-bit Up Counter
- · Time Constant Register (8 bits)

• Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If the write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

• Time Constant Register (TCONR) (\$001C)

The time constant register is an 8-bit write only register. It is always compared with the counter.


When a match has occurred, the counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.

Timer Control/Status Register 3



Bit 0 CKS0 Input Clock Select 0 Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 7 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.




Figure 25 Timer 2 Block Diagram

Table 7 Input Clock Select

CKS1	CKSO	Input Clock to the Counter
0	0	E clock
0	1	E clock/8°
1	0	E clock/128*
1	1	External clock

These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

Bit 2 TOSO Timer Output Select 0 Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 8 will appear at port 2, bit 6 depending on these two bits. When both TOS0 and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 8 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "O"
1	1	Output "1"

When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is inhibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 7) is input to the up counter.

(Note) P₂₆ outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Bit 5 Not Used.

Bit 6 ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQ_3) by CMI is enabled. When cleared, the interrupt is inhibited.

Bit 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" at CMF=1 by software (unable to write "1" by software). Each bit of the TCSR3 is cleared during reset.

■ SERIAL COMMUNICATION INTERFACE (SCI)

The Serial Communication Interface (SCI) in the HD6301Y0 contains the following two operating modes: asynchronous mode by the NRZ format, and clocked synchronous mode which transfers data synchronously with the clock. In the asynchronous mode, data length, parity bits and number of stop bits can be selected, and eight transfer formats are provided.

The SCI consists of the following registers as shown in Fig. 26 Block Diagram.

- Transmit/Receive Control Status Register 1 (TRCSR1)
- · Rate/Mode Control Register (RMCR)
- · Transmit/Receive Control Status Register 2 (TRCSR2)
- · Receive Data Register (RDR)
- · Recevie Shift Register
- · Transmit Data Register (TDR)
- Transmit Shift Register

To operate the SCI, initialize the RMCR and TRCSR2, after selecting the desirable operating mode and transfer format. Next,

set the enable bit (TE or RE) of the TRCSR1. Operating mode and transfer format should be changed when the enable bit (TE, RE) is cleared. When setting the TE or RE again after changing the operat-

ing mode or transfer format, interval of more than a 1-bit cycle of the baud rate or bit rate is necessary. If a 1-bit cycle or more is not allowed, the SCI block may not be initialized.




Figure 26 SCI Block Diagram

Asynchronous Mode

Asynchronous mode contains 8 transfer formats as shown in Fig. 27.

Data transmission is enabled by setting TE bit of the TRCSR1, then port 2, bit 4 will unconditionally become a serial output independently of the corresponding DDR.

To transmit data, set the desirable transmit format with RMCR and TRCSR2. When the TE bit is set, the data can be transmitted after transmitting the one frame of preamble ("1").

The conditions at this stage are as follows.

- If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.
- If the TDR contains data (TDRE=0), data is sent to the Transmit Shift Register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 7-bit or 8-bit data (starts from bit 0) is transmitted. With PEN=1, the parity bit, even or odd, selected by EOP bit is added, lastly the stop bit (1 bit or 2 bis) is sent.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit sift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 a serial input. The operation mode of data receive is decided by

the contents of the TRCSR2 and RMCR at first, and set RE bit of TRCSR1. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the Receive Data Register and the CPU can read the error-generating data. This makes it possible to detect a line break.

When PEN bit is set, the parity check is done. If the parity bit does not match the EOP bit, a parity error occurs and the PER bit is set, not the RDRF bit. Also, when the parity error occurs the receive data can be read just like in the case of the framing error.

The RDRF flag is set when the data is received without a framing error and a parity error.

If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate the overrun generation. CPU can get the receive data by reading RDR. When 7 bit data format is selected, the 8th bit of RDR is "0".

When the CPU read the receive Data Register as a response to RDRF flag or ORFE flag after having read TRCSR, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1:CC0=10, the internal bit rate clock is provided at P_{22} regardless of the values for TE or RE. Maximum clock rate is E+16.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P_{zz} at sixteen times (16×) the desired bit rate, but not greater than E.




Figure 27 Asynchronous Mode Transfer Format.

Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6301Y0 SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P₂₂, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 28 gives a synchronous clock and a data format in the clocked synchronous mode.

1) Data transmit

Data transmit is realized by setting TE bit in the TRCSR1. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

· Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected and the TDRE flag is "0", data transmit is performed from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the Transmit Shift Register (TSR) is "empty". More than 9th clock

pulse of external are ignored.


When data transmit is selected to the clock output, the MCU produces transmit data and synchronous clock at TDRE flag clear.

2) Data receive

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR1 and the RMCR.

If the external clock input is selected, 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MCU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared, the MCU starts receiving the next data instantly. So, RDRF should be cleared with P_{22} "High".

When data receive is selected with the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed by sending the synchronous clock to the external after clearing the RDRF bit.




- Transmit data is produced from a falling edge of a synchronous clock to the next falling edge.
- Receive data is latched at the rising edge

Figure 28 Clocked Synchronous Mode Format

Transmit/Receive Control Status Register (TRCSR1) (\$0011)

The TRCSR1 is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions are as follows.

Transmit/Receive Control Status Register



WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MCU ignore the remaining message, a wake-up function is available. By this, uninterested MCU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length. The software protocol should provide the idle time between messages.

By setting this bit, the MCU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit by hardware and then the MCU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ3) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't afffect port 2, bit 3.

RIE Receive Interrupt Enable

When this bit is set, an internal interrupt (IRQ3) is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

TDRE Transmit Data Register Empty

TDRE is set by hardware when the TDR is transferred to the Transmit Shift Register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is cleared by reading the TRCSR1 or TRCSR2 and writing new transmit data to the TDR when TDRE=1. TDRE is set to "1" during reset.

(Note) TDRE should be cleared in the transmittable state after the TE set.

ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data-receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared by reading the TRCSR1 or TRCSR2, and the RDR, when RDRF=1. ORFE is cleared during reset.

RDRF Receive Data Register Full

RDRF is set by hardware when data is received normally and transferred from the Receive Shift Register (RSR) to the RDR. This bit is cleared by reading TRCSR1 or TRCSR2, and the RDR, when RDRF=1. This bit is cleared during reset.

Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

· Baud Rate

· Data Format

Clock source

Port 2. Bit 2 Function

Operation Mode

All bits are readable/writable. Bit 0 to 5 of the RMCR are cleared during reset.

Transfer Rate/Mode Control Register

_ 7	6	5	4	3	2	1	0	
_		SS2	CC2	CC1	ссо	SS1	SSO	\$0010

Bit 0 SSO Bit 1 SS1 Speed Select Bit 6 SS2

These bits control the baud rate used for the SCI. Table 9 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate clock source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 10 depending on the value of the TCONR.

When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

Bit 2	CC0]	
Bit 3	CC1	Clock Control/Format Select*
Bit 4	CC2	

These bits control the data format and the clock source (refer to

CC0, CC1 and CC2 are cleared during reset and the MCU goes to the clocked synchronous mode of the external clock operation. Then the MCU automatically set port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Bit	6	Not	Used
Bit	7	Not	Used

Transmit/Receive Control Status Register 2 (TRCSR2)

The TRCSR2 is a 7-bit register which can select a data format in the asynchronous mode. The upper 3 bits are the same address as the TRCSR1. Therefore, the RDRF, ORFE and TDRE can be read by either the TRCSR1 or TRCSR2. Bits 0 to 2 of the TRCSR2 are used for read/write. Bits 4 to 7 are used only for read.

Transmit/Receive Control Status Register 2

7	6	5	4	3	2	1_	0	
RDRF	ORFE	TDRE	PER	_	PEN	EOP	SBL	\$001E
		L	L	Ι.				

Bit 0 SBL Stop Bit Length

This bit selects the stop bit length in the asynchronous mode. If this bit is "0", the stop bit is 1-bit. If "1", the stop bit is 2-bit. This bit is cleared during reset.

EOP Even/Odd Parity

This bit selects the parity generated and checked when the PEN is "1". If this bit is "0", the parity is even. If "1", it is odd. This bit is cleared during reset.

PEN Parity Enable

This bit decides whether the parity bit should be generated and checked in the asynchronous mode or not. If this bit is "0" the parity bit is neither generated nor checked. If "1", it is generated and checked. This bit is cleared during reset.

The 3 bits above do not affect the SCI operation in the clocked synchronous mode.

Bit 3 Not Used

Table 9 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

			XTAL	2 4576MHz	4.0MHz	4.9152MHz
S\$2	SS1	SSO	E	614.4kHz	1.0MHz	1 2288MHz
0	0	0	€÷16	26,4s/38400Baud	16µs/62500Baud	13 us/76800Baud
0	0	1	€÷128	208 µs/4800Baud	128 _{//} s/7812.5Baud	104.2 µs/9600Baud
0	1	0	£÷1024	1.67ms/600Baud	1.024ms/976.6Baud	833.3 µs/1200Baud
0	1	1	£÷4096	6.67ms/150Baud	4.096ms/244 1Baud	3.333ms/300Baud
1	_	_		*	*	*

^{*} When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

Baud Rate =
$$\frac{f}{32 \text{ (N+1)}}$$
 $\left(\begin{array}{c} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array}\right)$

(2) Clocked Synchronous Mode *

	-		XTAL	4 OMHz	6.0MHz	B.OMHz	12.0
SS2	SS1	sso	£	1 OMHz	1.5MHz	2.0MHz	3.0 MHz
0	0	0	E÷2	2μs/bit	1 33µs/bit	1μs/bit	0.667 μs/bit
0	0	1	E÷16	16µs/bit	10.7µs/bit	8µs/bit	5.33 μs/bit
0	1	0	E÷128	128 // s/bit	85.3 µs/bit	64µs/bit	42.7 μs/bit
0	1	1	E÷512	512 µs/bit	341 //s/bit	256µs/bit	171 μs/bit
1	_		_	**	**	**	

^{*} Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC $\sim 1/2$ system clock.

Bit Rate (
$$\mu$$
s/bit) = $\frac{4 (N+1)}{f}$ $\begin{pmatrix} f : \text{ input clock frequency to the timer 2 counter} \\ N = 0 \sim 255 \end{pmatrix}$

Table 10 Baud Rate and Time Constant Register Example

Baud Rate (Baud)	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.OMHz
110	21*	32.	35*	43'	70'
150	127	191	207	255	511
300	63	95	103	, 127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5	-	7	12
9600	1	2	_	3	_
19200	0	<u>-</u>		1	_
38400	_	_	-	0	-

^{*}E/8 clock is input to the timer 2 up counter and E clock otherwise.

Table 11 SCI Format and Clock Source Control

CC2	CC1	CCO	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	h	
0	0	1	B-bit data	Asynchronous	Internal	Not Used**		34 BE 54 5 #4#
0	1	0	B-bit data	Asynchronous	Internal	Output*	bit 3 is used as a	R1,REbitis"1", serial input
0	1	1	B-bit data	Asynchronous	External	Input		30 No. 11. POL.
1	0	0	B-bit data	Clocked Synchronous	Internal	Output	}	
1	0	1	7-bit data	Asynchronous	Internal	Not Used**	II	
1	1	0	7-bit data	Asynchronous	Internal	Output*	When the TRCS	R1, TE bit is "1", serial output.
1	1	1	7-bit data	Asynchronous	External	Input		

^{*} Clock output regardless of the TRCSR1, bit RE and TE.

^{**} The bit rate is shown as follows with the TCONR as N.

^{**} Not used for the SCI.

Bit 4 PER Parity Error

This bit is set when the PEN is "1" and a parity error occurs. It is cleared by reading the RDR after reading the TRCSR2, when PER=1.

Bit 5 TDRE

Transmit Data Register Empty

Bit 6 ORFE

Overrun/Framing Error

Bit 7 RDRF


Receive Data Register Full

 Each flag of the TDRE, ORFE, and RDRF can be read from either the TRCSR1 or TRCSR2.

III PRECAUTION 1

In the synchronous clocked receive operation with clockoutput, there are three cases for clock pulse timing after RDRF clear as shown below.

Please consider above in designing system, since transmitting/ receiving time is not uniform.



Precaution 1 Diagram

The clock-output of casel or case 2 is determined by "1" or "0" of SCI internal operation clock of RDRF clearing cycle. In addition, in the case of low voltage operation ($V_{cc} < 4.5V$), the clock-output of casel may transfer to case 3.

■ PRECAUTION 2

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.

	Set condition	Clear condition
TDRE	 TDR → transmit shift register (asynchronous) Transmit shift register is empty. (clock-synchronous) RES = 0 	When writing to TDR after TRSCR read, with TDRE = 1, TDRE is cleared.

If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)

TIMER, SCI STATUS FLAG

Table 12 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 12 Timer 1, Timer 2 and SCI Status Flag

	ļ	Set Condition	Clear Condition	
P6CSR	IS FLAG	Falling edge input to P ₅₄ (IS)	1. Read the P6CSR then read or write the PORT6, when IS FLAG = 1 2. RES = 0	
	ICF	FRC → ICR by Rising or Falling edge input to P ₂₀ . (Selecting with the IEDG bit)	1. Read the TCSR1 or TCSR2 then ICRH, when ICF = 1 2. RES = 0	
Timer	OCF1	OCR1 = FRC	1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1 = 1 2. RES = 0	
1	OCF2	OCR2 = FRC	1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2 = 1 2. RES = 0	
	TOF	FRC = \$FFFF + 1 cycle	1. Read the TCSR1 then FRCH, when TOF = 1 2. RES = 0	
Timer 2	CMF	T2CNT = TCONR	1. Write "0" to CMF, when CMF = 1 2. RES = 0	
	RDRF	Receive Shift Register → RDR	1. Read the TRCSR1 or TRCSR2 then RDR, when RDRF = 1 2. RES = 0	
SCI	ORFE	 Framing Error (Asynchronous Mode) Stop Bit = 0 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF = 1 	1. Read the TRCSR1 or TRCSR2 then RDR, wher ORFE = 1 2. RES = 0	
	TDRE	 Asynchronous Mode TDR → Transmit Shift Register Clocked Synchronous Mode Transmit Shift Register is "empty" RES = 0 	Read the TRCSR1 or TRCSR2 then write to the TDR, when TDRE = 1 Note) TDRE should be reset after the TE set.	
	PER	Parity when PEN = 1	Read the TRCSR2 then RDR, when PER = 1 RES = 0	

(Note) → ; Transfer = ; equal

ICRH; Upper byte of ICR OCR1H; Upper byte of OCR1 OCR2H; Upper byte of OCR2 OCR1L; Lower byte of OCR1 OCR2L; Lower byte of OCR2 FRCH; Upper byte of FRC

■ LOW POWER DISSIPATION MODE

The HD6301Y0 provides two low power dissipation modes; sleep and standby.

Sleep Mode

The MCU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI, etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MCU returns from this mode by an interrupt, RES or STBY, it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation for a system with no need of the HD6301Y0's consecutive operation.

Standby Mode

The MCU goes to the standby mode with the \overline{STBY} "Low" or by clearing the STBY flag. In this mode, the HD6301Y0 stops all the clocks and goes to the reset state. In this mode, the power dissipation is reduced to several μA . During standby, all pins, except the power supply (V_{CC}, V_{SS}) , the \overline{STBY} , \overline{RES} and XTAL (which outputs "0"), go to the high impedance state. In this mode, power (V_{CC}) is supplied to the HD6301Y0, and the contents of RAM is retained. The MCU returns from this mode during reset. When the MCU goes to the standby mode with \overline{STBY} "Low", it will restart at the timing shown in Fig. 29(a). When the MCU goes to the standby mode by clearing the STBY flag, it will restart only by keeping the \overline{RES} "Low" for longer than the oscillating stabilization time. (Fig. 29(b))




Figure 29 Standby Mode Timing

■ TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

Op Code Error

When fetching an undefined op code, the CPU saves registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

Address Error

When an instruction fetch is made excluding internal ROM, RAM and external memory area, the MCU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area. Table 13 provides addresses where an address error occurs to each mode.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

Table 13 Addresses Applicable to Address Errors

Mode	1	2	3
	\$0000	\$0000	\$0000
	1	₹ .	t
Address	\$0027	\$0027	\$003F
			\$0140
			l
			\$BFFF

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise, etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

■ INSTRUCTION SET

The HD6301Y0 provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- CPU Programming Model (refer to Fig. 30)
- Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 14)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 15)
- · Jump and Branch Instruction (refer to Table 16)
- Condition Code Register Manipulation (refer to Table 17)
- · Op Code Map (refer to Table 18)

Programming Model

Fig. 30 depicts the HD6301Y0 programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 30 CPU Programming Model

CPU Addressing Mode

The HD6301Y0 provides 7 addressing modes. The addressing mode is determined by an instruction type and code. Tables 14 through 18 show addressing modes of each instrution with the execution times counted by the machine cycle.

When the clock frequency is 4MHz, the machine cycle time becomes microseconds directly.

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

Implied Addressing

An instruction itself specifies the address. This is, the instruction addresses a stack pointer, index register, etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

ote) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with the CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ

but (c) accepts it.			•
000 (c) accepto	•	•	•
			•
			CLI
	CLI	CLI	NOP
	SEI	NOP	NOP
	•	SEI	SEI
	•	•	•
			•
	(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.

Table 14 Accumulator, Memory Manipulation Instructions

0	Mnemonic						Ade	dress	ing	Mod	ies							١	iono.		on (jiste		æ
Operations	Minemonic	IM	ME	D	DIF	REC	T	IN	D€	×	EX	TEN	10	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	o
		OP	~	*	OP	~	*	ОР	~	*	OP	~	*	OP	~	*		н	ı	N	z	v	c
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3		Т	<u> </u>	A + M-+ A	1	•	ī	1	1	1
	ADDB	СВ	2	2	OB	3	2	€B	4	2	FB	4	3			†	B + M → B	1	•	1	1	1	1
Add Double	ADDD	СЗ	3	3	D3	4	2	€3	5	2	F3	5	3			1	A:B+M:M+1-A:B	•	•	1	1	1	1
Add Accumulators	ABA	t^{-}	<u> </u>	-		_	†-		-	1		†	_	18	1	1	A + B - A	:	•	1	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C - A	1	•	:	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	1	•	1	1	1	ī
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M → A	•	٠	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			1	B·M → B	•	•	1	1	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B 5	4	3			1	A·M	•	•	1	1	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3		Г		B-M	•	٠	1	1	R	•
Clear	CLR			Г			Τ	6F	5	2	7 F	5	3				00 → M	•	•	R	s	R	P
	CLRA		T		\Box		T	1	T	t				4F	1	1	00 → A	•	•	R	s	R	F
	CLRB						Ī							5F	1	1	00 → B	•	•	A	s	R	F
Compare	CMPA	81	2	2	91	3	2	Α1	4	2	B1	4	3				A - M	•	•	1	1	1	1
	CMPB	C1	2	2	DI	3	2	E1	4	2	F١	4	3				8 - M	•	•	1	1	1	1
Compare Accumulators	CBA						Ì							11	1	1	A - B	•	•	1	1	1	1
Complement, 1's	сом						T	63	6	2	73	6	3				M̄→M	•	•	1	1	R	S
	COMA										1			43	1	1	Ā → A	•	•	1	1	R	İs
	COMB			Γ			Γ			Π				53	1	1	B → B	•	•	1	1	R	1
Complement, 2's	NEG						L	60	6	2	70	6	3				00 - M → M	•	•	1	1	0	ď
(Negate)	NEGA						Γ							40	1	Į١_	00 - A → A	•	•	1	1	Φ	ľ
	NEGB	L	[L							50	1	1	00 - B → B	•	•	1	1	Φ	C
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	1	1	1	3
Decrement	DEC							6A	6	2	7A	6	3			[_	M - 1 → M	•	•	1	1	0	•
	DECA	I	L											4A	1	1	A ~ 1 → A	•	•	ī	1	4	ŀ
	DECB	<u>L</u>	L.	L			L				<u> </u>			5A	1	1	B - 1 → B	•	•	1	1	4	ŀ
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3			I.	A ⊕ M → A	•	•	ī	1	R	ŀ
	EORB	СВ	2	2	D8	3	2	83	4	2	F8	4	3				B ⊕ M→ B	•	•	1	1	R	1
Increment	INC	L		L				6C	6	2	7C	6	3			\mathbf{L}	M + 1 → M	•	•	1	1	(3)	ŀ
	INCA	Ι					L			I				4C	1	1	A + 1 → A	•	•	1	1	9	Ī
	INCB				<u> </u>		L							5C	1	1	8 + 1 → 8	•	•	1	:	9	ŀ
Losd	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3				M → A	•	•	ı	:	R	Ŀ
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3		Ĺ		M → B	•	•	:	ı	R	ŀ
Load Double Accumulator	LDD	СС	3	3	DС	4	2	EC	5	2	FC	5	3				M+ F B, M - A	•	٠	ı	ı	A	ŀ
Multiply Unsigned	MUL	<u> </u>	L	L		_	L	L	L	L		<u> </u>	L.	3D	7	1	AxB→A:B	•	•	•	·	•	Q
OR, Inclusive	ORAA	84	2	2	9A	3	2	AA	4	2	BA	4	3	L	L	1	A+M - A	•	•	1	:	R	•
	ORAB	CA	2	2	DA	3	2	EΑ	4	2	FA	4	3				B+M→ B	•	•	1	1	R	•
Push Data	PSHA						L	L						36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	•
	PSHB	<u> </u>	L	$\bigsqcup_{i=1}^{n}$		L	Ĺ	ļ	ļ	L	L			37	4	1	B → Msp. SP - 1 → SP	•	•	•	•	•	Ŀ
Pull Data	PULA	<u> </u>	L	\sqcup	lacksquare		\perp		L	_	L		L	32	3	1	SP + 1 → SP, Msp → A	•	٠	•	•	•	Ŀ
	PULB	—	L	<u> </u>	ļ	<u> </u>	Ļ	<u> </u>	_	_	L_	L	L.,	33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	ŀ
Rotate Left	ROL	ـــــ		L	igsqcup	_	L	69	6	2	79	6	3		_		M, r	•	•	ı	:	•	Ŀ
	ROLA		L			L	L	<u> </u>	L					49	1	1	V Collinaria	lacksquare	•	‡	ŧ	•	ŀ
	ROLB						Ĺ							59	1	1	8, 68, 60	•	•	1	1	•	1
Rotate Right	ROR	<u> </u>		_			Ĺ	66	6	2	76	6	3		_	ļ	M1	•	•	‡	:	•	1
	RORA	ļ	L	<u> </u>	$ldsymbol{ldsymbol{ldsymbol{eta}}}$	_		<u> </u>	_	<u> </u>	<u> </u>	Ļ.,		46	1	1	<u> </u>	•	•	ŧ	:	•	ــ
	RORB	1	l	1	i i	ı	1	1	l	I	I	Ι "	Ι'	56	1	1	•	•	•	1	1	•	1

(Note) Condition Code Register will be explained in Note of Table 17

Table 14 Accumulator, Memory Manipulation Instructions

		L					Add	Iressi	ng l	Mod	es							C			on (jiste	Cod r	•
Operations	Mnemonic	IMI	ME	D	DIF	REC	T	IN	DE	K	EX.	LEV	ID	IM	PLI	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	*	OP	~	*	OP	~	*	OP	-	*	OP.	-	*	·	н	1	N	z	v	c
Shift Left	ASL							68	6	2	78	6	3				W)	•	•	:	1	6	1
Arithmetic	ASLA	Ī	Γ				Г							48	T	1	A D+CILITIO+ 0	•	•	1	1	•	ı
	ASLB													58	1	1	e C tr to	•	•	ı	:	6	1
Double Shift Left, Arithmetic	ASLD													05	1	1	C A7 A0 B7 B0	•	•	:	:	6	:
Shift Right	ASR	1	Γ	Г			Г	67	6	2	77	6	3			Γ	м) — —	•	•	:	:	6	ī
Arithmetic	ASRA	1		Г		Г	Г		T-	Г		-		47	1	1	^ 	•	•	1	:	⑧	1
	ASRB	1	T	Г		Γ	Γ					İ		57	1	1	1 m 2 m 60 C	•	•	1	1	6	Ī
Shift Right	LSA		Ī	Г		Γ		64	6	2	74	6	3			Τ	u ₁ ——	•	•	R	1	6	1
Logical	LSRA	Ī	Π	Г			1						Γ	44	1	1]* 0+[[[[[[]]]]+[[]	•	•	R	1	◙	1
	LSAB						Г		Γ			Γ	Γ	54	ī	1	8 b7 b0 C	•	•	R	1	6	Ī
Double Shift Right Logical	LSAD													04	,	1	0	•	•	R	:	6	,
Store	STAA	Ī	Γ	Г	97	3	2	A7	4	2	67	4	3				A M	•	•	1	1	А	Ī
Accumulator	STAB	Π		П	D7	3	2	E7	4	2	F7	4	3		T		B→M	•	•	1	1	R	1
Store Double Accumulator	STO				DD	4	2	€D	5	2	FD	5	3				A → M B → M + 1	•	•	3	;	R	ŀ
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	ВО	4	3			L	A - M → A	•	•	1	\$	1	
	SUBB	œ	2	2	DO	3	2	EO	4	2	FO	4	3			\coprod	B - M → B	•	•	1	\$	1	I
Double Subtract	\$UBD	83	3	3	93	4	2	A3	5	2	83	5	3		1		A:B-M:M+1-A:8	•	•	1	:	1	ŀ
Subtract Accumulators	SBA	L.												10	1	1	A - B - A	•	•	1	1	1	1
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3				A - M - C → A	•	•	1	1	1	ŀ
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3			\prod	B - M - C → B	•	•	1	1	1	Ŀ
Transfer	TAB	↓	L.	_		L	L		L	_	<u> </u>	<u> </u>	L	16	1	1	A → B	•	•	1	1	R	Ŀ
Accumulators	TBA	↓	L.	┖	L.	ļ	<u> </u>	L	_	L	L	↓_	┖	17	1	1	B → A	•	•	1	:	R	Ŀ
Test Zero or Minus	TST	\vdash	ot	<u> </u>	L_	_		6 D	4	2	70	4	3	<u> </u>	↓_	1	M - 00	•	•	1	1	R	ŀ
14111.172	TSTA	—	ot	L	L.	<u> </u>	L	ļ	L_	↓_	L.	ļ	L	40	1	1	A - 00	•	•	1	1	R	ľ
	TSTB	↓	┖	┖	Ļ	L	L	L_	L	_	_	┖	L	5D	1	1	8 - 00	•	•	1	:	R	ľ
And Immediate	AIM	<u> </u>	↓_	L	71	6	3	-	7	3			L	<u> </u>	L	L	M·IMM→M	•	•	1	1	P	Ŀ
OR Immediate	OIM		L	L	72	6	3	62	7	3		L	L			\perp	M+IMM-M	•	•	1	1	R	Ŀ
EOR Immediate	EIM		L	L	75	6	3	65	7	3		Ĺ	L		L	\Box	M⊕IMM→M	•	•	1	:	R	Ī
Test Immediate	TIM				7B	4	3	68	5	3	1				Г		M-IMM	•	•	1	1	A	Ţ

(Note) Condition Code Register will be explained in Note of Table 17.

Additional Instruction

In addition to the HD6801 instruction set, the HD6301Y0 prepares the following new instructions.

AIM (M)·(IMM) → (M)
Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM(M) + (IMM) → (M)
Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM $(M) \oplus (IMM) \rightarrow (M)$

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

TIM

M(M) (IMM)
Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These are the 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

 $XGDX \dots (ACCD) \rightarrow (IX)$

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DISSIPA-TION MODE" for more details of the sleep mode.

Table 15 Index Register, Stack Manipulation Instructions

							Ade	iress	ng	Mod	des						Boolean/	(ditic Regi			•
Pointer Operations	Mnemonic	IM	ME	D	DII	RE(:T	IN	OE:	×	EX.	TEN	ID	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		ОP	~	*	ОР	[~	*	ОP	~	*	ΟP	[~	#	OP	[~	#		H	三	2	Z	V	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	BC	5	3				X-M:M+1	•	•	:	:	፡	ı
Decrement Index Reg	DEX			Π						Ι.				09	1	1	X - 1 → X	•	•	•	*	•	•
Decrement Stack Potr	DES			П					Π]		Ι		34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX			1-		Γ								08	1	1	X + 1 → X	•	•	•	:	•	•
Increment Stack Potr	INS	✝┈	T	T		Γ	I^{-}							31	1	1	SP + 1 → SP	•	•	•	•	Ľ.	•
Load Index Reg	LOX	C€	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	-	0	3	R	_
Load Stack Potr	LDS	8E	3	3	9£	4	2	ΑE	5	2	86	5	3				M → SPH. (M+1) → SPL	•	-	0	_	R	•
Store Index Reg	STX	T		Г	DF	4	2	ΕF	5	2	FF	5	Э				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•		0		R	•
Store Stack Potr	STS			1	9F	4	2	AF	5	2	BF	5	3	Γ	Γ	Γ	SPH - M, SPL - (M+1)	•	•	Ø	:	R	•
Index Reg - Stack Potr	TXS		†	Τ	†	1	T_					Ī		35	1	1	X - 1 - SP	•	•	•	•	•	•
Stack Pntr - Index Reg	TSX	1	T	1	1		1		Π	l		T	Г	30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	1			1	T	T		1					3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX					Γ								3C	5	1	$X_L \rightarrow M_{gp}$, $SP - 1 \rightarrow SP$ $X_H \rightarrow M_{gp}$, $SP - 1 \rightarrow SP$	•	•	•	•	•	•
Pull Data	PULX	1				<u> </u>	-	1				Ī		38	4	1	$SP + 1 \rightarrow SP$, $M_{BD} \rightarrow X_H$ $SP + 1 \rightarrow SP$, $M_{BD} \rightarrow X_L$	•	•	•	•	•	•
Exchange	XGDX	†	T	✝		t	1	T	Τ	Τ		T	1	18	2	1	ACCDIX	•	•	•	•	•	•

(Note) Condition Code Register will be explained in Note of Table 17.

Table 16 Jump, Branch Instruction

							Ad	dres	sing	Мо	des							Ľ			on i		je
Operations	Mnemonic	REL	.ATI	VE	DI	REC	ст	IN	DE	x	EX.	EN	D	IMF	LIE	D	Branch Test	5	4	3	2	1	-
		OP	~	#	OP	[~	#	OP	~	#	OP	_	*	OP	~	*		н	t	N	z	v	Ŀ
Branch Always	BRA	20	3	2	<u> </u>	Π											None	•	•	•	•	•	Ţ
Branch Naver	BAN	21	3	2	Π												None	T•	•	•	•	•	ŀ
Branch If Carry Clear	BCC	24	3	2			Ī						Г				C = 0	T•	•	•	•	•	Τ
Branch If Carry Set	BCS	25	3	2	T T	T	İ	İ					Г				C = 1	•	•	•	•	•	Ť
Branch If = Zero	BEQ	27	3	2		1											Z = 1	•	•	•	•	•	Ī
Branch If > Zero	BGE	2C	3	2	Γ								П				N → V = 0	•	•	•	•	•	T
Branch #1 > Zero	BGT	2E	3	2		Г									_		Z + IN @ VI = 0	•	•	•	•	•	Ť
Branch If Higher	ВНІ	22	3	2													C + Z = 0	•	•	•	•	•	Ť
Branch If ≤ Zero	BLE	2F	3	2	1					Г							Z + (N + V) = 1	•	•	•	•	•	Ť
Brench If Lower Or Seme	BLS	23	3	2													C + Z = 1	•	•	•	•	•	T
Branch if < Zero	BLT	2D	3	2	T		T						1		Г		N → V = 1	•	•	•	•	•	t
Branch If Minus	BMI	28	3	2	1	T	T	•		T		Г	1				N = 1	•	•	•	•	•	Ť
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	Ī
Branch If Overflow Cleer	BVC	28	3	2			Ī										v-0	•	•	•	•	•	Ī
Branch If Overflow Set	BVS	29	3	2	†				1								V = 1	•	•	•	•	•	I
Branch If Plus	BPL	2A	3	2		Г		Ī					Π				N = 0	•	•	•	•	•	l
Branch To Subroutine	BSR	80	5	2		Г			Ī			Г						•	•	•	•	•	Ţ
lump	JMP		✝	1		1		6E	3	2	7E	3	3				1	•	•	•	•	•	1
Jump To Subroutine	JSR	1	Γ		90	5	2	AD	5	2	BD	6	3				1	•	•	•	•	•	Ť
No Operation	NOP													01	1	,	Advances Prog. Cntr. Only	•	•	•	•	•	T
Return From Interrupt	RTI	T	Γ	Ţ		Π	T							3 B	10	1	· · · · · · · · · · · · · · · · · · ·	Γ-	_	- (Ē.	=	_
Return From Subroutine	RTS					1	Γ							39	5	1		•	•	•	•	•	
Softwere Interrupt	SWI			L		L	L			L.,			Γ	ЭF	12	1]	•	s	•	•	•	I
Nait for Interrupt*	WAI					Π	Π		Ĭ	Γ			I	3E	9	1	1	•	®	•	•	•	T
sleep -	SLP	1	1	1	1	t	ऻ	1	†	t	t	1	1	1A	4	ī	 	1.	•	•	1	•	Ť.

(Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state.

Condition Code Register will be explained in Note of Table 17.

Table 17 Condition Code Register Manipulation Instructions

		Addre	ssingA	Aodes		C	ondit	ion (ode	Regis	ter
Operations	Mnemonic	IM	PLIE	D _	Boolean Operation	5	4	3	2	1	O
		OP	~	#		Н	1	N	Z	V	C
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	A
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → ∨	•	•	•	•	R	•
Set Carry	SEC	00	1	1	1 → C	•	•	•	•	•	5
Set Interrupt Mesk	SEI	OF	1	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	08	1	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	ī	A→ CCR			_ (D -		=
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles
- MSP Contents of memory location pointed by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- Boolean Exclusive OR
- M Complement of M
- → Transfer into

 D Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3 to bit 4
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from/to bit 7
- R Reset Always
- S Set Always
- \$ Set if true after test or clear
- Not Affected
- (Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)
 - 1) (Bit V) Test: Result = 10000000?
 - ② (Bit C) Test: Result ₹ 00000000?
 - 3 (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
 - (Bit V) Test: Operand = 10000000 prior to execution?
 - (Bit V) Test: Operand = 01111111 prior to execution?
 - 6 (Bit V) Test: Set equal to NO C = 1 after the execution of instructions
 - (Bit N) Test: Result less than zero? (Bit 15=1)
 - (8) (All Bit) Load Condition Code Register from Stack.
 - (9) (Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
 - (ii) (All Bit) Set according to the contents of Accumulator A.
 - (I) (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 18 OP-Code Map

OF	,					ACC	ACC	IND	EXT		ACCA	or SP		Τ	ACCE	3 or X]
COE	Œ					A	В	טואו	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT]
$\overline{}$	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111]
ro,	\	a	1	2	3	4	5	6	7	8	9	A	8	С	Ð	Ε	F	1
0000	0		SBA	BRA	TSX		N	ĒG					S	UB				T
0001	1	NOP	CBA	BRN	INS			A	IM				CI	MP				Γ
0010	2			BHI	PULA			0	M				SI	BC				\mathbf{I}^{i}
0011	3			BLS	PULB		C	MC			SU	BD		Γ	ΑD	DD		7 2
0100	4	LSRD		BCC	DES		Ļ	SR					A	ND				T٩
0101	5	ASLD		BCS	TXS			E	IM				8	μT				[:
0118	6	TAP	TAB	BNE	PSHA		R	OR					LI	DA				7
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		[7
1000		INX	XGDX	BVC	PULX		A	SL					E	OR				1
1001	9	DEX	DAA	BVS	RTS		R	OL					Al	DC				5
1010	A	CLV	SLP	BPL	ABX		D	EC					0	RA				1
1011	В	SEV	ABA	BMI	RTI			T	IM				Al	DD				E
1100	С	CLC		BGE	PSHX		(1	NC			C	PX		I	L.I	DD		0
1101	D	SEC		BLT	MUL		T	ST		BSR		JSR				STD		C
1110	E	CLI		BGT	WAI			ال	MP		L	DS			Li	DX		Ε
1111	F	SEI		BLE	SWI		С	LR				STS				STX		F
		0	1	2	3	4	5	6	7	8	9	A	В	С	٥	Ε	F	Т

UNDEFINED OP CODE

*Only each instructions of AIM, OIM, EIM, TIM

■ CPU OPERATION

CPU Instruction Flow

When operating, the CPU fetches an instrution from a memory and executes the required function. This sequence starts with RES cancel and repeats itself limitlessly if not affected by a special instruction or a control signal, SWI, RTI, WAI and SLP instructions change this operation, while NMI, IRQ, IRQ, IRQ, HALT and STBY control it. Fig. 31 gives the CPU mode transition and Fig. 32 the CPU system flow chart. Table 19 shows CPU operating states

and port states.

Operation at Each Instruction Cycle

Table 20 shows the operation at each instruction cycle. By the pipeline control of the HD6301Y0, MULT, PUL, DAA and XGDX instructions, etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one-from op code fetch to the next instruction op code.




Figure 31 CPU Operation Mode Transition

Table 19 CPU Operation State and Port State

Port	Mode	Reset	STBY****	HALT***	Sleep
Port 1	Mode 1, 2	Н	_	Т	Н
(A0 to A7)	Mode 3	Т	T		Keep
Port 2	Mode 1, 2		_	Keep	
Fort 2	Mode 3	т	Т		Keep
Port 3	Mode 1, 2	_	_	Т	т
(D0 to D7)	Mode 3	т [Ť		Keep
	Mode 1	Н			Н
Port 4 (A8 to A15)	Mode 2		Т		*****
INO TO A TO	Mode 3	т			Keep
Port 5	Mode 1, 2		_	Keep	•
Port 5	Mode 3	T	Т		Keep
Port 6	Mode 1, 2	_		Keep	
FOIL 6	Mode 3	т	Т		Keep
Port 7	Mode 1, 2	•			•
ron /	Mode 3	T	Ť		Keep

H; High, L; Low, T; High Impedance

Keep; The output port is retained, and the input port goes to the high impedance state.

- RD, WR, R/W, LIR = H, BA = L •• RD, WR, R/W = T, LIR, BA = H
- *** HALT is unacceptable in mode 3.
- E pin goes to high impedance state.

Address output pin = H Input port = T




Figure 32 HD6301Y0 System Flow Chart

Table 20 Cycle-by-Cycle Operation

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
1113(1	uctions.	1							<u> </u>
IMMEDIA	\TE								
ADC	ADD	I	1	Op Code Address + 1	1	0	1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP	EOR	2							
LDA	ORA								İ
SBC	SUB								
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address + 2	1	0	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	0	1	0	Next Op Code
DIRECT									
ADC	ADD	T	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSB)
AND	BIT		2	Address of Operand		ō	i	1	Operand Data
CMP	EOR	3	3	Op Code Address + 2	1 1	ō	1	١٥	Next Op Code
LDA	ORA	•	•	Op 0220 Mac. 200 / C		_		_	
SBC	SUB								
STA		 	1	Op Code Address + 1	1	0	1	1	Destination Address
•		3	2	Destination Address	0	1	o	1	Accumulator Data
			3	Op Code Address + 2	1 1	ò	1 1	١٥	Next Op Code
ADDD	CPX	†	<u> </u>	Op Code Address + 1	+ 1	0	1	1	Address of Operand (LSB
LDD	LDS		2	Address of Operand	1	0	1	Ιi	Operand Data (MSB)
LDX	SUBD	4	3	Address of Operand + 1	1	0	1 1	1	Operand Data (LSB)
			4	Op Code Address + 2	1	0	1	0	Next Op Code
STD	STS		1	Op Code Address + 1	1 1	0	1	1	Destination Address (LSB
STX		١.	2	Destination Address	0	1	0	1	Register Data (MSB)
		4	3	Destination Address + 1	0	1	0	1	Register Data (LSB)
			4	Op Code Address + 2	1 1	0	1	0	Next Op Code
JSR		<u> </u>	1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1] 1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM		<u> </u>	1	Op Code Address + 1	1	0	1	1	Immediate Data
		١.	2	Op Code Address+2	1	0	1	1	Address of Operand (LSB
		4	3	Address of Operand	1 1	0	1	1	Operand Data
			4	Op Code Address + 3	1	0	1	0	Next Op Code
AIM	EIM	<u> </u>	1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
			3	Address of Operand	1	0	1	1	Operand Data
		6	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address+3	1	0	1	l o	Next Op Code

Address Mode Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
NDEXED								
JMP		1	Op Code Address + 1	1	0	1	1	Offset
	3	2	FFFF	1 1	1	1 1	1	Restart Address (LSB)
	1	3	Jump Address	1 1	0	1	0	First Op Code of Jump Routin
ADC ADD		1	Op Code Address + 1	1	O	1	1	Offset
AND BIT		2	FFFF	1	1	1	1	Restart Address (LSB)
CMP EOR	4	3	IX + Offset	1	0	1	1	Operand Data
LDA ORA	4	4	Op Code Address + 2	1	0	1	0	Next Op Code
SBC SUB								
TST								
STA		1	Op Code Address+1	1	0	1	1	Offset
	4	2	FFFF	1	1	1	1	Restart Address (LSB)
	-	3	IX + Offset	0	1	0	1	Accumulator Data
		4	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD		1	Op Code Address + 1	1	0	1	1	Offset
CPX LDD		2	FFFF	1 1	1	1	1	Restart Address (LSB)
LDS LDX	5	3	IX + Offset	1	0	1	1	Operand Data (MSB)
SUBD	1	4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address + 2	1	0	1	0	Next Op Code
STD STS		1	Op Code Address + 1	1	0	1	1	Offset
STX	ŀ	2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	IX + Offset	0	1	0	1	Register Data (MSB)
		4	iX+Offset+1	0	1	0	1	Register Data (LSB)
		5	Op Code Address + 2	1	0	1	0	Next Op Code
JSR		1	Op Code Address + 1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer – 1	0	1	0	1	Return Address (MSB)
		5	IX+Offset	1	0	1	0	First Subroutine Op Code
ASL ASR		1	Op Code Address + 1	1	0	1	1	Offset
COM DEC		2	FFFF	1	1	1	1	Restart Address (LSB)
INC LSR	6	3	IX + Offset	1	0	1	1	Operand Data
NEG ROL	-	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR	•	5	IX+Offset	0	1	0	1	New Operand Data
		6	Op Code Address + 2	1	0	1	0	Next Op Code
TIM		1	Op Code Address + 1	1	0	1	1	Immediate Data
	_	2	Op Code Address + 2	1 1	0	1	1	Offset
	5	3	FFFF	1 1	1	1	1	Restart Address (LSB)
		4	IX + Offset	1 1	0	1	1	Operand Data
A. A.	_	5	Op Code Address + 3	1	0	1	0	Next Op Code
CLR	ŀ	1	Op Code Address + 1	1 1	_	'	1	Offset
		2	FFFF	1 1	1	1 !	1	Restart Address (LSB)
	5	3	IX + Offset	1	•	1		Operand Data
		4	IX+Offset	0	1	0	0	00 Nove On Code
AIM EIM	\rightarrow	5	Op Code Address + 2 Op Code Address + 1	1 1	0	1	1	Next Op Code Immediate Data
AIM EIM		1 ,	Op Code Address + 2	1 1	0		1	
UIM		2	FFFF		1	1	1	Offset Restart Address (LSB)
	7				0	1	1	
	'	4	IX + Offset FFFF		1	1	1	Operand Data Restart Address (LSB)
		5 6	rrrr IX+Offset	0	1	o	1	New Operand Data


Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
XTEND								
JMP	T	1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
	3	2	Op Code Address + 2	1	0	1 1	1	Jump Address (LSB)
	,	3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TST		1	Op Code Address + 1	1	ō	1	1	Address of Operand (MSI
AND BIT		2	Op Code Address + 2	1 1	0	1 1	1	Address of Operand (LSB
CMP EOR	4	3	Address of Operand	1 1	0	1 1	1	Operand Data
LDA ORA		4	Op Code Address + 3	1 1	0	1	0	Next Op Code
SBC SUB			•					
STA		1	Op Code Address + 1	1	0	1	1	Destination Address (MSE
		2	Op Code Address + 2	1 1	0	1	1	Destination Address (LSB
	4	3	Destination Address	0	1	0	1	Accumulator Data
	1	4	Op Code Address + 3	1 1	0	1	0	Next Op Code
ADDD		1	Op Code Address + 1	1	0	1	1	Address of Operand (MSI
CPX LDD		2	Op Code Address + 2	1 1	0	1	1	Address of Operand (LSB
LDS LDX	5	3	Address of Operand	1 1	Ø	1	1	Operand Data (MSB)
SUBD		4	Address of Operand+1	1 1	0	1	1	Operand Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
STD STS		1	Op Code Address + 1	1	0	1	1	Destination Address (MSI
STX		2	Op Code Address + 2	1	0	1	1	Destination Address (LSB
	5	3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address+1	1 0	1	0	1	Register Data (LSB)
		5	Op Code Address + 3	1 1	0	1	0	Next Op Code
JSR		1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address + 2	1 1	0	1	1	Jump Address (LSB)
	_ ,	3	FFFF	1 1	1	1	1	Restart Address (LSB)
	6	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR	1	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSI
COM DEC		2	Op Code Address + 2	1 1	0	1	1	Address of Operand (LSB
INC LSR		3	Address of Operand	1 1	0	1	1	Operand Data
NEG ROL	6	4	FFFF	1 1	1	1	1	Restart Address (LSB)
ROR		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address + 3	1	Ó	1	ò	Next Op Code
CLR	1	1	Op Code Address + 1	1 1	0	1	1	Address of Operand (MSI
		2	Op Code Address + 2	1 1	ō	1	1	Address of Operand (LSB
	5	3	Address of Operand		ō	1	i	Operand Data
	i - i	4	Address of Operand	l ò l	1	ò	i	00
	1	5	Op Code Address + 3	1	ò	1	o l	Next Op Code

	ss Mode & ructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MPLIED			· · · · · · · · · · · · · · · · · ·		-				
ABA	ABX		1	Op Code Address + 1	1 1	0	1	0	Next Op Code
ASL	ASLD			•		_	,		
ASR	CBA						İ		
CLC	CLI								
CLR	CLV								
СОМ	DEC								
DES	DEX						ĺ		
INC	INS								
INX	LSR	1 1							
LSRD	ROL								
AOR	NOP								i
SBA	SEC	ļ							
SEI	SEV								
TAB	TAP								
TBA	TPA								
TST	TSX								
TXS	707								
DAA	XGDX	+	1	Op Code Address + 1	1	0	1	0	Next Op Code
	χουχ	2	2	FFFF	1	1		1	Restart Address (LSB)
PULA	PULB		1	Op Code Address + 1	- - 	- 0	1	Ö	Next Op Code
, ora	· OLD	3	2	FFFF	1	1		1	Restart Address (LSB)
		'	3	Stack Pointer + 1	1	Ö	1 1	1	
PSHA	PSHB		1	Op Code Address + 1	1	0	1	-	Data from Stack
FORM	rand		2	FFFF		1	1	1	Next Op Code
		4	3	Stack Pointer	0	¦		1	Restart Address (LSB)
			4	Op Code Address + 1	1	0		0	Accumulator Data
PULX		-	1	Op Code Address + 1	1	0	1		Next Op Code
PULX			2	FFFF		_	1]		Next Op Code
		4	3	Stack Pointer+1	1	1	1	1	Restart Address (LSB)
			4	Stack Pointer + 2		0		,	Data from Stack (MSB)
PSHX		ļ		Op Code Address+1	+++	0	1	1	Data from Stack (LSB)
ronx			2	FFFF	1	-		1	Next Op Code
		5	3		0	1		1	Restart Address (LSB)
		9	4	Stack Pointer	0	1	0	1	Index Register (LSB)
			5	Stack Pointer - 1	1	0	0	1	Index Register (MSB)
DTC		ļ	1	Op Code Address + 1		0	1	0	Next Op Code
RTS			-	Op Code Address + 1	1	1	1	1	Next Op Code
		5	2 3		1 1	-	1	1	Restart Address (LSB)
		9	- 1	Stack Pointer + 1	1 - 1	0	1	1	Return Address (MSB)
			4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
3414		 	5	Return Address	1	0	1	0	First Op Code of Return Rout
MUL			1 (Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1 1	1	1	1	Restart Address (LSB)
		_	3	FFFF	1 1	1	1	1	Restart Address (LSB)
		7	4	FFFF	1 1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	FFFF	1	1	1	1	Restart Address (LSB)
		1	7	FFFF	1	1	1	1	Restart Address (LSB)

Address Mode & Instructions	Cycles Address Rue		Address Bus	R/W	ŔĎ	WR	LIR	Data Bus
MPLIED								
WAI		1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
	į	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
RTI	<u> </u>	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
		4	Stack Pointer + 2	1	0	1	1	Accumulator B
		5	Stack Pointer + 3	1	0	1	1	Accumulator A
	10	6	Stack Pointer + 4	1	ō	1	1	Index Register (MSB)
		7	Stack Pointer + 5	i	o	1	1	Index Register (LSB)
		8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
		9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)
		10	Return Address	1	0	1	0	First Op Code of Return Routi
SWI	†	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	lo	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	ا ہ	1	ō	1	Return Address (MSB)
		5	Stack Pointer - 2	اةا	1	o	1	Index Register (LSB)
		6	Stack Pointer - 3	o	1	0	1	Index Register (MSB)
	12	7	Stack Pointer - 4	اةا	1	0	1	Accumulator A
		8	Stack Pointer - 5	ō	1	ō	1	Accumulator B
		9	Stack Pointer - 6	0	1	o	1	Conditional Code Register
		10	Vector Address FFFA	1 1	Ó	1	1	Address of SWI Routine (MSE
		11	Vector Address FFFB	1	ō	1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1 1	ō	1	Ö	First Op Code of SWI Routine
SLP	 	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		•		1	1	1		:
	1 .	C						:
	4	Sleep						:
					↓			
		3	FFFF	1	i	i	1	Restart Address (LSB)
		4	Op Code Address + 1	1 1	0	1	0	Next Op Code
				4				
ELATIVE BCE		1 .	0-0-1		,			
BCC BCS BEQ BGE	3	1 2	Op Code Address + 1 FFFF	1	0	1	1	Branch Offset
BGT BHI	3	2	* * *	1	1	1	1	Restart Address (LSB)
BLE BLS		3	Branch Address Test="1"	1	0	1	0	First Op Code of Branch Routi
BLT BMT			Op Code Address + 1 ··· Test = "0"		-			Next Op Code
BNE BPL	1							
BRA BRN								
BVC BVS BSR	+		On Code Add	<u> </u>				
DON		1	Op Code Address + 1	1	0	1	1	Offset
	_	2	FFFF Canada Dallana	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer 1	0	1	0	1	Return Address (MSB)
	1	5	Branch Address	1	0	1	0	First Op Code of Subroutine

■ WARNING CONCERNING THE BOARD DESIGN OF OSCILLATION CIRCUIT

When designing a board, note that crosstalk may disturb the normal oscillation if signal lines are placed near the oscillation circuit as shown in Figure 33. Place the crystal and C_L as close to the HD6301Y0 as possible.



Do not use this kind of printed-circuit board design.

Figure 33 Warning concerning board design of oscillation circuit





Figure 34 Example of Oscillation Circuits in Board Design

■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6301Y0 is shown in Table 21.

Note: SCI = Serial Communication Interface.



WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 35.

■ WRITE-ONLY REGISTER

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particulars, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ WARNING CONCERNING POWER START-UP

 \overline{RES} must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The \overline{RES} signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 37.)

Therefore, after power starts up, the LSI condition such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 35 MAC function during WAI




Figure 36 Program to wait for interrupt




Figure 37 RES Circuit

■ DIFFERENCES BETWEEN HD63701Y0 AND HD6301Y0

Item	HD63701Y0				HD6301Y0			
Input Low Voltage of RES, MP ₀ , MP ₁	V _{IL} = 0.6V max.				V _{IL} = 0.8V max.			
I _{in} and C _{in} of RES	I_{in} = 10 μ A max. C_{in} = 65 pF max. I_{in} and C_{in} are larger than HD6301Y0 because \overline{RES} is also used as V_{pp} .				$I_{in} = 1.0 \mu A \text{ max.}$ $C_{in} = 12.5 \text{ pF max.}$			
	Internal resistance of	crystal os	scillator	R _S	Internal resistance of crystal oscillator R _S			
Crystal Oscillator	Frequency (MHz)	2.5	4.0	6.0	8.0	$R_S = 60\Omega \text{ max}.$		
Characteristics	R _S max. (Ω)	500	120	80	60			
Storage Temperature	$T_{\text{stg}} = -55 \text{ to } 125 ^{\circ}\text{C}$				T _{stg} = -55 to 150°C			
Caution	The HD63701Y0 differs from HD6301Y0 in chip design and manufacturing process. When applying the HD63701Y0 system to HD6301Y0, and HD6301Y0 system to HD63701Y0, note that characteristic values are not exactly the same even if guaranteed values are the same.							

DEVICE PACKING

1. SHIPPING CONTAINERS AND HANDLING

1.1 SHIPPING CONTAINER FORMS

Figures 1 and 2 illustrate the shipping container forms for ordinary IC devices. Within the outer corrugated cardboard carton there are one or more inner cartons. These inner carton contain magazines, trays, or tape reels, which the IC devices are shipped in.

Plastic surface mount packages containing large chips can crack if they absorb moisture and are mounted by reflow soldering. These surface mount devices are packed with a moisture-proof material to prevent the packages from absorbing moisture during shipping and storage.




Figure 1. Shipping Containers

1.2 NOTES ON HANDLING

- Handles the outer cardboard carton with care. Sudden drops or shocks can cause damage to the enclosed products. Be sure not to overstack the cartons.
- (2) Prevent water leakage. Do not leave shipping containers outside or store them in high-temperature, high-humidity areas.
- (3) Handle the inner cartons with care. Dropping a box may dislodge a magazine stopper, allowing devices to slide out in which care their leads may be deformed. Dropping may also cause damage to ceramic packages and cause leaks to air-tight seals. The surface of transparent vinyl-chloride magazines are treated with an antistatic coating to prevent static charge. Be aware of the following notes concerning this coating:
- Water leakage will cause the anti-static material to peel off and lose it effectiveness.
- The anti-static material may become sticky in hightemperature, high-humidity environments.
- The anti-static material may warp over time; avoid storage beyond six months. Do not reuse the material.
- Note that the surface resistance of transparent magazines is less than 1×10¹⁰ Ohms, and the surface resistance of black magazines is less than 1×10⁶ Ohms.
- Store vinyl-chloride trays between -25°C and +40°C. Both the shape and color may change in an environment above 55°C

1.3 PARTIAL SHIPMENTS PACKING




Figure 2. Partial Shipments

2. MOISTURE-PROOF (DRY PACK) PACKING AND HANDLING

If a surface mount package is mounted with solder reflow after it has absorbed moisture, then package cracks may occur. In order to prevent moisture absorption during shipping or storage, the pack-

ages are encased in vacuum packed moisture-proof (dry pack) packing material as shown in figure 3. The following sections describe how to handle this material.




Figure 3. Vacuum Packed Moisture-Proof (Dry Pack) Packing

2.1 STORAGE METHOD:

Storing packed ICs under inappropriate conditions can cause deterioration in solderability and performance. Hitachi recommends that products in vacuum packed moisture-proof (dry pack) packing material be stored in tray boxed. If this is not possible, packages should be stored under the following conditions:

Temperature: 5 to 30°CHumidity: less than 60% RH

Parts stored in unopened vacuum packed moisture-proof (dry pack) condition may remain solderable for three (3) to five (5) years.

2.2 HANDLING AFTER OPENING:

In order to prevent re-absorption after opening the moistureproof material, store under the conditions listed above and reflow mount the packages within one week. If the packages must be placed into storage again after opening, then seal in a new (non-moisture contaminated) silica gel (confirm with blue-colored indicator) and store under the conditions listed above. Try to reseal in vacuum packed moisture-proof (dry pack) packing material.

2.3 BAKING BEFORE SOLDER REFLOW:

Baking is necessary if the indicator of the silica gel does not appear blue-colored throughout; more than one week has elapsed since opening (even stored under the conditions listed above); or the affixed label indicates baking is required.

2.4 RECOMMENDED BAKING CONDITIONS:

Baking should be performed under the following conditions:

- Temperature: 125°C
- Duration: 16 to 24 hours

The magazines, trays, and tape reels normally used for shipment are not heat-proof, therefore containers cannot be baked as shipped. Devices must first be transferred into a heat-proof container. Heat-proof magazines and trays are currently under development.

Tray labelled as heat-proof can be used, however do not bake with the moisture-proof bag. Bake on a level plane to prevent sliding.

3. PACKING SPECIFICATIONS FOR VARIOUS PACKAGES

3.1 PACKING SPECIFICATIONS for DIP Packages

Package Code (corresponding diagram)	Illustration in		Quantity	Inner Box* Dimensions	
	Figure 4(b)	ICs/Magazine	IC/MOS Pack	Magazines/Inner Box	W × H × L in mm. and (inches
DP-28	(A or B)	13	_	20	112.5 × 59.4 × 500
					$(4\frac{1}{2} \times 2\frac{3}{8} \times 20)$
DP-40	(A or B)	9	_	20	112.5 × 59.4 × 500
DF-40					$(4\frac{1}{2} \times 2\frac{3}{8} \times 20)$
DP-64S	(C)	8		12	75 × 59.4 × 500
					(3 × 23/8 × 20)
DC-40	(D)	_	10	N/A	80 × 16 × 240
					(3½ × ½ × 9½)
DC-40P	(D)	_	10	N/A	80 × 16 × 240
					$(3\frac{1}{8} \times \frac{5}{8} \times 9\frac{5}{8})$
DC-64S	(D)	_	10	N/A	80 × 16 × 240
					$(3\frac{1}{8} \times \frac{5}{8} \times 9\frac{5}{8})$
DC-64SP	(D)	D) —	10	N/A	80 × 16 × 240
DG-643F	(0)				$(3\frac{1}{8} \times \frac{5}{8} \times 9\frac{5}{8})$

Figure 4(a). Packing Specifications for DIP Packages *(see Fig. 1, this section)





Figure 4(b). Packing Materials for DIP Packages


3.2 QFP AND LCC PACKING SPECIFICATION



†without holes ‡with holes

Deelsens Oede	Illustration in	Q	uantity	Inner Box* Dimensions W × H × L in mm. (in.)
Package Code	Figure 5	IC Tray	Trays/Inner Box	
FP-54	(C == D)	50	500	147 × 70 × 325
FP-54	(C or D)	50	500	$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$
FP-64	(C or D)	50	500	147 × 70 × 325
FF-04	(0 0 0)	50		$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$
FP-64A	(B)	50	500	147 × 70 × 325
FF-04A	(B)			$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$
FP-80	(C or D)	50	500	147 × 70 × 325
				$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$
FP-80A	(C or E)	50	500	147 × 70 × 325
				(5¾ × 2¾ × 13)
FP-100	(C or D)	50	500	147 × 70 × 325
				$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$
CG-40	(A)	50	500	147 × 70 × 325
CG-40	(A)			$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$

Figure 5. QFP and LCC Packing Specifications and Materials *(see Fig. 1, this section)






	Illustration in		Inner Box* Dimensions	
Package Code	Figure 6	ICs Magazine	Magazines/Inner Box	W×H×Lin mm. (in.)
CP-44	/	26	00	113 × 56.3 × 493.8
	(A)		30	$(4\frac{1}{2} \times 2\frac{1}{4} \times 19\frac{3}{4})$
00.50	(B)	23	18	118.8 × 65.6 × 500
CP-52				(4½ × 25/8 × 20)
00.00		40	20	118.8 × 65.6 × 493.8
CP-68	(C)	18	28	$(4\frac{1}{2} \times 2\frac{5}{8} \times 20)$

Figure 6. PLCC Packing Specifications and Materials *(see Fig. 1, this section)

4.0 PACKING LABELS




Figure 7. Outer Box Label

Figures 1 and 2 on pages 13 and 14 show the outer box label placement on the end and left adjacent side of the box. Placement is within one-half inch (1/2") of the box's corner. Figures 1 and 2 show the inner box label placement is on the end of the inner box. A packing list is afixed to the left adjacent side of the outer box's end and next to the bar code label.

PIN: QTY: Date Code:	

Figure 8. Inner Box Label