

Lecture 1

Boolean Logic

These slides support chapter 1 of the book


The Elements of Computing Systems

By Noam Nisan and Shimon Schocken

MIT Press, 2021

Chapter 1: Boolean logic

Theory



Nand

Practice

- Logic gates
- HDL
- Hardware simulation
- Multi-bit buses

Project 1

- Introduction
- Chips
- Guidelines


Boolean values



off no false 6



on yes true



Different labels, all referring to two possible states.

<u>George Boole</u> 1815 - 1864

Boolean values



1 binary variable: 2 possible states

2 binary variables: 4 possible states

3 binary variables: 8 possible states

• • •

Question: How many different states can be represented by *N* binary variables?

Boolean values

- $\dots b_2 b_1 b_0$

- 1 binary variable: 2 possible states
- 2 binary variables: 4 possible states
- 3 binary variables: 8 possible states

. . .

Question: How many different states can be represented by *N* binary variables?

Answer: 2^N

х	у	f
()	DE.	(Jan
Ş	Ş	Ş

X	у	f
0	0	0
0	1	0
1	0	0
1	1	1

X	у	f
0	0	0
0	1	0
1	0	0
1	1	1

$$\begin{array}{c}
x \\
y \\
\end{array}$$

$$f(x,y) = \begin{cases} 1 & \text{when } x == 1 \text{ and } y == 1 \\ 0 & \text{otherwise} \end{cases}$$

X	У	And
0	0	0
0	1	0
1	0	0
1	1	1



And(x,y) =
$$\begin{cases} 1 & \text{when } x == 1 \text{ and } y == 1 \\ 0 & \text{otherwise} \end{cases}$$

Boolean function

A function that operates on boolean variables, and returns a boolean value

Simple boolean functions (like And):

- Sometimes called *operators*
- Their variables are called *operands*
- f(x, y) can also be written as x f y

$\boldsymbol{\mathcal{X}}$	And	y
----------------------------	-----	---

X	у	And
0	0	0
0	1	0
1	0	0
1	1	1

x Or y	
--------	--

X	у	Or
0	0	0
0	1	1
1	0	1
1	1	1

Not(x)

х	Not
0	1
1	0

x Nand y

х	у	Nand
0	0	1
0	1	1
1	0	1
1	1	0

X	y	Xor
0	0	0
0	1	1
1	0	1
1	1	0

X	у	f
0	0	v_1
0	1	v_2
1	0	v_3
1	1	v_4

x And y

X	у	And
0	0	0
0	1	0
1	0	0
1	1	1

x Or *y*

x	у	Or
0	0	0
0	1	1
1	0	1
1	1	1

Question:

How many Boolean functions x f y exist over two binary (2-valued) variables?

Answer: 16

N binary variables span 2^{2^N} Boolean functions.

x Nand y

х	у	Nand
0	0	1
0	1	1
1	0	1
1	1	0

X	у	Xor
0	0	0
0	1	1
1	0	1
1	1	0

X	у	f
0	0	v_1
0	1	v_2
1	0	v_3
1	1	v_4

x And y

X	у	And
0	0	0
0	1	0
1	0	0
1	1	1

x Or *y*

X	у	Or
0	0	0
0	1	1
1	0	1
1	1	1

Not(x)

у	Not
0	1
1	0

Boolean function evaluation (example):

Not(x Or (y And z))

Evaluate this function for, say,

$$x = 0, y = 1, z = 1$$


Not(0 Or (1 And 1)) =

$$Not(1) =$$

0

Chapter 1: Boolean logic

Theory





Practice

- Logic gates
- HDL
- Hardware simulation
- Multi-bit buses

Project 1

- Introduction
- Chips
- Guidelines

The expressive power of Nand

\boldsymbol{x}	Nand y	
------------------	----------	--

x	у	Nand
0	0	1
0	1	1
1	0	1
1	1	0

\boldsymbol{x}	And	y

	•	
x	y	And
0	0	0
0	1	0
1	0	0
1	1	1

$$x \operatorname{Or} y$$

x	у	Or
0	0	0
0	1	1
1	0	1
1	1	1

Not(x)

х	Not	
0	1	
1	0	

Observations

- Not(x) = x Nand x
- x And y = Not(x Nand y)
- x Or y = Not(Not(x) And Not(y))(De Morgan)

Thus:

- Not can be realized using Nand
- And can be realized using Nand
- Or can be realized using Nand

<u>Theorem:</u> Any Boolean function can be realized using only Nand.

Proof: Any Boolean function can be expressed as a truth table. Any truth table can be expressed as a Boolean function using only Not, And, and Or (synthesized as a DNF, Disjunctive Normal Form). Combined with the above observations, Q.E.D.

The expressive power of Nand

Theorem: Any Boolean function can be realized using only Nand.

<u>Implication:</u> Any computer can be built from Nand gates only:



OK, so we *can* build a computer from Nand gates only.

But... how can we actually do it?

That's what the Nand to Tetris course is all about!

Chapter 1: Boolean logic



- Basic concepts
- Nand

Practice

- Logic gates
- HDL
- Hardware simulation
- Multi-bit buses

Project 1

- Introduction
- Chips
- Guidelines

Chapter 1: Boolean logic

Theory

• Basic concepts

Nand

Practice




Logic gates

- HDL
- Hardware simulation
- Multi-bit buses

Project 1


- Introduction
- Chips
- Guidelines

Logic gates




• Composite gates (Mux, Adder, ...)


Elementary gates




if (a==1 and b==1)
then out=0 else out=1



if (a==1 or b==1)
then out=1 else out=0



if (a==1 and b==1)
then out=1 else out=0





if (in==0)
then out=1 else out=0


Why focus on these particular gates?

- Because either {Nand} or {And, Or, Not} (as well as other subsets of Boolean operators) can be used to span any given Boolean function
- Because they have efficient and direct hardware implementations.

Elementary gates









la Gut	0
D	1
if (a==1 or b==1)	1
11 (a1 01 01)	
then out=1 else out=0	

Or


if (a==1 and b==1) then out=1 else out=0

<u>Circuit implementations</u> (conceptual):







Composite gates



if (a==1 and b==1 and c==1)
 then out=1 else out=0

Possible implementations:






- This course does not deal with physical implementations (circuits, transistors,... that's EE, not CS)
- We'll focus on logical implementations.

Chapter 1: Boolean logic

Theory

- Basic concepts
- Nand

Practice






- Hardware simulation
- Multi-bit buses


Project 1

- Introduction
- Chips
- Guidelines

Building a chip



```
if ((a == 0 and b == 1) or (a == 1 and b == 0))
  out = 1
else
  out = 0
```




(an arbitrary image found on the Internet...)

The process

- ✓ Design the chip architecture
- ✓ Specify the architecture in HDL
- ✓ Test the chip in a hardware simulator
- Optimize the design
- Realize the optimized design in silicon.

Design: Requirements



```
if ((a == 0 and b == 1) or (a == 1 and b == 0))
   out = 1
else
  out = 1
```

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

Requirement


Build a chip that delivers this functionality

```
/** out = (a And Not(b)) Or (Not(a) And b)) */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    // Missing implementation
}
```


```
And (a=, b=, out=);
Or (a=, b=, out=);
Xor (a=, b=, out=);
...
```

/** Chips set (APIs): */

Not (in=, out=);




HDL stub file



```
/** out = (a And Not(b)) Or (Not(a) And b)) */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
}
```

```
/** Chips set (APIs): */
...

Not (in=, out=);
And (a=, b=, out=);
Or (a=, b=, out=);
Xor (a=, b=, out=);
...
```




```
/** out = (a And Not(b)) Or (Not(a) And b)) */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
}
```

```
/** Chips set (APIs): */
...

Not (in=, out=);
And (a=, b=, out=);
Or (a=, b=, out=);
Xor (a=, b=, out=);
...
```

Question: What is the missing HDL line?





```
/** out = (a And Not(b)) Or (Not(a) And b)) */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

```
/** Chips set (APIs): */
...

Not (in=, out=);
And (a=, b=, out=);
Or (a=, b=, out=);
Xor (a=, b=, out=);
...
```

Interface / Implementation





A logic gate has:

- One interface
- Many possible implementations

Hardware description languages

Observations

- HDL: a functional / declarative language
- An HDL program can be viewed as a textual / declarative specification of a chip diagram
- The order of HDL statements is insignificant.

```
/** out = (a And Not(b)) Or (Not(a) And b)) */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

Hardware description languages

Common HDLs

Our HDL

- VHDL
- Verilog
- •

- Captures the essence of other HDLs
- Minimal and simple
- Provides all you need for this course
- Documentation:

The Elements of Computing Systems / Appendix 2: HDL


```
/** out = (a And Not(b)) Or (Not(a) And b)) */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

Chapter 1: Boolean logic


Theory

- Basic concepts
- Nand

Practice








• Multi-bit buses

Project 1

- Introduction
- Chips
- Guidelines

Hardware simulation (in a nutshell)




Simulation options




• Script-based.

Interactive simulation




Hardware simulation in a nutshell



Simulation options





Script-based simulation

Xor.hdl

```
CHIP Xor {
    IN a, b;
    OUT out;

PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

Xor.tst

```
load Xor.hdl;
set a 0, set b 0, eval;
set a 0, set b 1, eval;
set a 1, set b 0, eval;
set a 1, set b 1, eval;
```

<u>test script</u> = sequence of commands to the simulator

Benefits:

- "Automatic" testing
- Replicable testing.

Script-based simulation, with an output file

Xor.hdl

```
CHIP Xor {
    IN a, b;
    OUT out;

PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

The logic of a typical test script

- Initialize:
 - Loads an HDL file
 - Creates an empty output file
 - Lists the names of the pins whose values will be written to the output file
- Repeat:
 - □ Set (inputs), eval (chip logic), output (print)

Xor.tst

```
load Xor.hdl,
output-file Xor.out,
output-list a b out;
set a 0, set b 0, eval, output;
set a 0, set b 1, eval, output;
set a 1, set b 0, eval, output;
set a 1, set b 1, eval, output;
```


Xor.out

```
| a | b |out|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
```

test script

Output File, created by the test script, as a side-effect of the simulation process

Script-based simulation



Script-based simulation

Xor.hdl

```
CHIP Xor {
    IN a, b;
    OUT out;

PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

Xor.tst

```
load Xor.hdl,
   output-file Xor.out,
   output-list a b out;
   set a 0, set b 0, eval, output;
   set a 0, set b 1, eval, output;
   set a 1, set b 0, eval, output;
   set a 1, set b 1, eval, output;
Xor.out
         |out|
```

Script-based simulation, with a compare file

Xor.hdl

```
CHIP Xor {
    IN a, b;
    OUT out;

PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

Simulation-with-compare-file logic

- When each output command is executed, the outputted line is compared to the corresponding line in the compare file
- If the two lines are not the same, the simulator throws a comparison error.

Xor.tst load Xor.hdl, output-file Xor.out, compare-to Xor.cmp, output-list a b out; set a 0, set b 0, eval, output; set a 0, set b 1, eval, output; set a 1, set b 0, eval, output; set a 1, set b 1, eval, output; Xor.cmp Xor.out out b out compare 0

Script-based simulation, with a compare file

Xor.hdl

```
CHIP Xor {
    IN a, b;
    OUT out;


PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

Demos:

Experimenting with Built-In Chips

Building and Testing HDL-based Chips

Script-Based Chip Testing




Chapter 1: Boolean logic

Theory

- Basic concepts
- Nand

Practice







Hardware simulation



Multi-bit buses

Project 1

- Introduction
- Chips
- Guidelines

Multi-bit bus

- Sometimes we wish to manipulate a sequence of bits as a single entity
- Such a multi-bit entity is called "bus"

Example: 16-bit bus

	14	_		_	_	_	_	_	_		_	_	_		
1	0	0	0	1	0	0	0	1	1	0	1	1	1	0	1

MSB = Most significant bit

LSB = Least significant bit

Working with buses: Examples

```
/* Adds two 16-bit values. */
CHIP Adder {
                                              16-bit
                                                        ✓ out
   IN a[16], b[16];
                                              adder
   OUT out[16];
   PARTS:
                        /* Adds three 16-bit inputs. */
                        CHIP Adder3Way {
     15 ... 1 0
                          IN a[16], b[16], c[16];
           1
                           OUT out[16];
 b: 0
                           PARTS:
 c: 0
           0
                           Adder(a= , b= , out= );
                           Adder(a= , b= , out= );
           1 0
out: 1 |... |
```

Working with buses: Examples

```
/* Adds two 16-bit values. */
CHIP Adder {
                                                16-bit
                                                           ∠ out
   IN a[16], b[16];
                                                adder
   OUT out[16];
   PARTS:
                         /* Adds three 16-bit inputs. */
                         CHIP Adder3Way {
     15 ...
                                                                n-bit value (bus) can be
                            IN a[16], b[16], c[16];
 a: 1
            1
                                                                treated as a single entity
                            OUT out[16];
 b: 0
                            PARTS:
 c: 0
            0
                            Adder(a=a , b=b, out=ab);
                                                                  Creates an internal
                            Adder(a=ab, b=c, out=out);
                                                                  bus pin (ab)
           1 0
out: 1 |...
```

```
/* Returns 1 if a==1 and b==1,
  0 otherwise. */
CHIP And {
  IN a, b;
                       /* 4-way And: Ands 4 bits. */
  OUT out;
                       CHIP And4Way {
                          IN a[4];
   . . .
                          OUT out;
                          PARTS:
                          And(a=
                                      , b=
                                               , out=
a: 0
         | 1 |
                                       , b=
                          And(a=
                                               , out=
                                      , b=
                          And(a=
                                               , out=
        out: 0
```

```
/* Returns 1 if a==1 and b==1,
   0 otherwise. */
CHIP And {
  IN a, b;
                       /* 4-way And: Ands 4 bits. */
  OUT out;
                       CHIP And4Way {
                                                      Input bus pins can
                          IN a[4];
   . . .
                                                      be subscripted.
                          OUT out;
                          PARTS:
                          And(a=a[0], b=a[1], out=and01);
a:
         1
                          And(a=and01, b=a[2], out=and012);
                          And(a=and012, b=a[3], out=out);
        out: 0
```

```
/* Returns 1 if a==1 and b==1,
    0 otherwise. */
 CHIP And {
    IN a, b;
                         /* 4-way And: Ands 4 bits. */
    OUT out;
                         CHIP And4Way {
                                                       Input bus pins can
                           IN a[4];
     . . .
                                                       be subscripted.
                            OUT out;
                            PARTS:
                           And(a=a[0], b=a[1], out=and01);
 a:
           1
                            And(a=and01, b=a[2], out=and012);
                            And(a=and012, b=a[3], out=out);
          out: 0
                         /* Bit-wise And of two 4-bit inputs */
                         CHIP And4 {
     0
           0
 a:
                                                                 Output bus pins
                           IN a[4], b[4];
                                                                 can be subscripted
                            OUT out[4];
 b:
        0
                            PARTS:
                                                                      More on busses:
                            And(a=a[0], b=b[0], out=out[0]);
     0 0
           0 | 1
out:
                           And(a=a[1], b=b[1], out=out[1]);
                                                                      The Elements of
                           And(a=a[2], b=b[2], out=out[2]);
                                                                      Computing Systems /
                            And(a=a[3], b=b[3], out=out[3]);
                                                                      Appendix 2: HDL
```

Chapter 1: Boolean logic



- Basic concepts
- Nand



- Logic gates
- HDL
- Hardware simulation
- Multi-bit buses

Project 1

- Introduction
- Chips
- Guidelines

Chapter 1: Boolean logic

Theory

- Basic concepts
- Nand

Practice

- Logic gates
- HDL
- Hardware simulation
- Multi-bit buses

Project 1



- Chips
- Guidelines

Built-in chips

We provide built-in versions of the chips built in this course (in tools/builtInChips). For example:

Xor.hdl

```
/** Sets out to a Xor b */
CHIP Xor {
    IN a, b;
    OUT out;

PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}
```

Xor.hdl

```
/** Sets out to a Xor b */
CHIP Xor {
    IN a, b;
    OUT out;
    BUILTIN Xor;
    // Implemented in Java / Javascript / ...
}
```

A built-in chip has the same interface as the regular chip, but a different implementation

Behavioral simulation

- Before building a chip in HDL, one can implement the chip logic in a high-level language
- Enables experimenting with / testing the chip abstraction before actually building it
- Enables high-level planning and testing of hardware architectures.

Demo: Loading and testing a built-in chip in the hardrawe simulator

Hardware construction projects

Key players:

Architect

- Decides which chips are needed
- Specifies the chips

Developers

Build / test the chips



In Nand to Tetris:

The architect is the course team; the developers are the students

For each chip, the architect supplies:

- □ Chip API (skeletal HDL program = stub file)
- □ Test script
- Compare file
- Built-in chip

Given these resources, the developers (students) build the chips.

The developer's view (of, say, a xor gate)

Xor.hdl

```
/** Sets out to a Xor b */
CHIP Xor {
    IN a, b;
    OUT out;

PARTS:
    // Implementation missing
}
```

Xor.tst

```
load Xor.hdl,
output-file Xor.out, test
compare-to Xor.cmp script
output-list a b out;
set a 0, set b 0, eval, output;
set a 0, set b 1, eval, output;
set a 1, set b 0, eval, output;
set a 1, set b 1, eval, output;
```

These files specify:

- The chip interface (.hdl)
- How the chip is supposed to behave (.cmp)
- How to test the chip (.tst)


The developer's task:


Implement the chip (complete the supplied .hdl file), using these resources.

compare file

Xor.cmp

```
| a | b |out|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
```





Project 1
Build 15 elementary logic gates

Given: Nand

<u>Goal:</u> Build the following gates:

Elementary	<u>16-bit</u>	Multi-way
logic gates	<u>variants</u>	<u>variants</u>
□ Not	□ Not16	□ Or8Way
□ And	□ And16	□ Mux4Way16
o Or	□ 0r16	□ Mux8Way16
□ Xor	□ Mux16	□ DMux4Way
□ Mux		□ DMux8Way
DMux		

Why these 15 particular gates?


- Commonly used gates
- Comprise all the elementary logic gates needed to build our computer.

Given: Nand

<u>Goal:</u> Build the following gates:

Elementary	<u> 16-bit</u>	Multi-way
logic gates	<u>variants</u>	<u>variants</u>
□ Not	□ Not16	□ Or8Way
And	□ And16	□ Mux4Way16
□ Or	□ 0r16	□ Mux8Way16
□ Xor	□ Mux16	□ DMux4Way
Mux		□ DMux8Way
DMux		

Multiplexor / Demultiplexor




out = b


Widely used in:

- Hardware design
- Communications networks.

Example 1: Using Mux logic to build a programmable gate



a	b	sel	out	
0	0	0	0	
0	1	0	0	When sel == 0
1	0	0	0	the gate acts like an And gate
1	1	0	1	
0	0	1	0	
0	1	1	1	When sel == 1
1	0	1	1	the gate acts like an Or gate
1	1	1	1	




Mux.hdl

```
CHIP AndMuxOr {
    IN a, b, sel;
    OUT out;


PARTS:
    And (a=a, b=b, out=andOut);
    Or (a=a, b=b, out=orOut);
    Mux (a=andOut, b=orOut, sel=sel, out=out);
}
```

Example 2: Using Mux logic to build an interleaved channel



- Enables transmitting multiple messages simultaneously using a single, shared communications line
- Conceptual, and unrelated to this course.

Multiplexor



a	b	sel	out
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

sel	out
0	а
1	b

abbreviated truth table

Mux.hdl


```
CHIP Mux {
    IN a, b, sel;
    OUT out;

PARTS:
    // Put your code here:
}
```

Implementation tip

Can be implemented from And, Or, Not.

Demultiplexor



in	sel	a	b
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1

- The "inverse" of a multiplexor
- Routes the single input value to one of two possible destinations

```
DMux.hdl

CHIP DMux {
    IN in, sel;
    OUT a, b;

PARTS:
    // Put your code here:
}
```

Implementation tip

Simple truth table, simple implementation.

Elementary logic gates

Not

And

□ Or

□ Xor

Mux

DMux

16-bit variants

□ Not16

■ And16

□ 0r16

□ Mux16

Multi-way variants

□ Or8Way

□ Mux4Way16

□ Mux8Way16

DMux4Way

DMux8Way

Elementary logic gates

- □ Not
- And
- □ Or
- □ Xor
- Mux
- DMux


16-bit variants

- □ Not16
- And16
 - □ 0r16
 - □ Mux16

Multi-way variants

- □ Or8Way
- Mux4Way16
- □ Mux8Way16
- DMux4Way
- DMux8Way

And16



```
CHIP And16 {
    IN a[16], b[16];
    OUT out[16];

    PARTS:
    // Put your code here:
}
```

Implementation tip

A straightforward 16-bit extension of the elementary And gate

(See the <u>HDL documentation</u> about working with *multi-bit buses*).

Elementary logic gates

- Not
- And
- □ Or
- □ Xor
- Mux
- DMux

16-bit variants

- □ Not16
- And16
- □ 0r16
- □ Mux16


Multi-way variants

- □ Or8Way
- Mux4Way16
- Mux8Way16
- DMux4Way
- DMux8Way

DMux

Elementary Multi-way <u>16-bit</u> logic gates <u>variants</u> <u>variants</u> □ Not □ Not16 □ Or8Way □ And □ And16 Mux4Way16 □ Or □ 0r16 □ Mux8Way16 □ Xor □ Mux16 DMux4Way Mux DMux8Way

16-bit, 4-way multiplexor



sel[1]	sel[0]	out
0	0	а
0	1	b
1	0	С
1	1	d

Mux4Way16.hdl

```
CHIP Mux4Way16 {
    IN a[16], b[16], c[16], d[16],
        sel[2];
    OUT out[16];

PARTS:
    // Put your code here:
}
```

<u>Implementation tip:</u>

Can be built from Mux16 gates.

Chapter 1: Boolean logic

Theory

- Basic concepts
- Nand

Practice

- Logic gates
- HDL
- Hardware simulation
- Multi-bit buses

Project 1







Elementary logic gates

- Not
- And
- □ Or
- □ Xor
- Mux
- DMux

16-bit variants

- □ Not16
- □ And16
- □ 0r16
- □ Mux16

Multi-way


variants

- □ Or8Way
- Mux4Way16
- Mux8Way16
- DMux4Way
- DMux8Way



How to actually <u>build</u> these gates?

Files



Xor.cmp a b out 0 0 0 0 1 1 1 0 1 1 1 0

For every chip built in the course (using xor as an example), we supply these three files

Xor.hdl (stub file)


sets out = 0


```
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    // Put your code here
}
```

Xor.tst

```
load Xor.hdl,
output-file Xor.out,
compare-to Xor.cmp,
output-list a b out;
set a 0, set b 0, eval, output;
set a 0, set b 1, eval, output;
set a 1, set b 0, eval, output;
set a 1, set b 1, eval, output;
```

Files





The contract:

When running your Xor.hdl on the supplied Xor.tst, your Xor.out should be the same as the supplied Xor.cmp

Xor.hdl (stub file)

sets out = 0

```
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    // Put your code here
}
```

Xor.tst

```
load Xor.hdl,
output-file Xor.out,
compare-to Xor.cmp,
output-list a b out;
set a 0, set b 0, eval, output;
set a 0, set b 1, eval, output;
set a 1, set b 0, eval, output;
set a 1, set b 1, eval, output;
```


Project 1 folder

(.hdl, .tst, .cmp files):
nand2tetris/projects/1

Tools:

- Text editor (for completing the .hdl files)
- Hardware simulator: nand2tetris/tools

Chip interfaces



```
CHIP Xor {
    IN a, b;
    OUT out;

PARTS:
    Not (in= , out= );
    Not (in= , out= );
    And (a= , b=, out=);
    And (a= , b=, out=);
    Or (a= , b=, out=);
}
```

If I want to use some chip-parts, how do I figure out their signatures?



Chip interfaces: Hack chip set API

Open the Hack chip set API in a window, and copy-paste chip signatures into your HDL code, as needed

Xor (a= ,b= ,out=);

```
Add16 (a= ,b= ,out= );
ALU (x= ,y= ,zx= ,nx= ,zy= ,ny= ,f= ,no= ,out= ,zr= ,ng= );
And16 (a = , b = , out = );
                                                       Mux8Way (a= ,b= ,c= ,d= ,e= ,f= ,g= ,h= ,sel= ,out= );
And (a= ,b= ,out= );
                                                      Mux (a= ,b= ,sel= ,out= );
Aregister (in= ,load= ,out= );
                                                      Nand (a= ,b= ,out= );
Bit (in= ,load= ,out= );
CPU (inM= ,instruction= ,reset= ,outM= ,writeM= ,ad
                                                      Not16 (in= ,out= );
DFF (in= ,out= );
                                                      Not (in= ,out= );
                                                      Or16 (a= ,b= ,out= );
DMux4Way (in= ,sel= ,a= ,b= ,c= ,d= );
                                                      Or8Way (in= ,out= );
DMux8Way (in= ,sel= ,a= ,b= ,c= ,d= ,e= ,f= ,g= ,h=
DMux (in= ,sel= ,a= ,b= );
                                                      Or (a= ,b= ,out= );
                                                      PC (in= ,load= ,inc= ,reset= ,out= );
Dregister (in= ,load= ,out= );
FullAdder (a= ,b= ,c= ,sum= ,carry= );
                                                      PCLoadLogic (cinstr= ,j1= ,j2= ,j3= ,load= ,inc= );
                                                       RAM16K (in= ,load= ,address= ,out= );
HalfAdder (a= ,b= ,sum= , carry= );
                                                      RAM4K (in= ,load= ,address= ,out= );
Inc16 (in= ,out= );
                                                       RAM512 (in= ,load= ,address= ,out= );
Keyboard (out= );
                                                       RAM64 (in= ,load= ,address= ,out= );
Memory (in= ,load= ,address= ,out= );
                                                      RAM8 (in= ,load= ,address= ,out= );
Mux16 (a= ,b= ,sel= ,out= );
                                                       Register (in= ,load= ,out= );
Mux4Way16 (a= ,b= ,c= ,d= ,sel= ,out= );
                                                      ROM32K (address= ,out= );
Mux8Way16 (a= ,b= ,c= ,d= ,e= ,f= ,g= ,h= ,sel= ,ou
                                                       Screen (in= ,load= ,address= ,out= );
```

Built-in chips

```
CHIP Foo {
    IN ...;
    OUT ...;

PARTS:
    ...
Bar(...)
    ...
}
```

Q: How can I play with / use a chip-part before implementing it?

A: The simulator features built-in chip implementations

Forcing the simulator to use a built-in chip-part, say Bar:


If using the web-based IDE:

When the chip-part has no HDL implementation, the simulator uses the builtin version

If using the desktop hardware simulator:

- Typically, Bar.hdl is a stub-file, or a file that has an incomplete implementation
- If you want to use Bar as a built-in chip: Remove the file Bar.hdl from the project folder (or rename it, say, Bar1.hdl)
- The result: Whenever Bar will be mentioned as a chip-part in some chip definition, the simulator will fail to find Bar.hdl in the current folder. This will cause the simulator to invoke the built-in version of Bar instead.

What's next?



Project / Chapter 1
Build 15 elementary logic gates