

ISTANBUL TECHNICAL UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BLG 242E
DIGITAL CIRCUITS LABORATORY
EXPERIMENT REPORT

EXPERIMENT NO : 2
EXPERIMENT DATE : 21.02.2020
LAB SESSION : FRIDAY - 08.30
GROUP NO : G6

GROUP MEMBERS:

150170087 : Sirri Batuhan ÇOKSAK
150170039 : Fatih MURAT

SPRING 2020

Contents

FRONT COVER

CONTENTS

1	INTRODUCTION	1
2	MATERIALS AND EXPERIMENT	1
2.1	PART 1	1
2.2	PART 2	4
2.3	PART 3	6
	6
	6
	7
	7
	7
	7
	7
	8
	8
2.4	PART 4	9
	9
	9
	9
	10
	11
	11
	11
	11
2.5	EQUIPMENT USED	12
3	RESULTS	13
4	DISCUSSION	13
5	CONCLUSION	13
	REFERENCES	14

1 INTRODUCTION

In this experiment we were tasked with several objectives which include designing and implementing digital circuits of expressions, finding dual of a theorem also validating it, taking the complement of an expression and implementing it and checking our results, and simplifying a logical function also implementing the simplified version.

2 MATERIALS AND EXPERIMENT

2.1 PART 1

In the first part of the experiment we were expected to design and implement logic circuits for the given two expressions, which are

- $F_1(a, b) = a + a.b$
- $F_2(a, b) = (a + b).(a + b')$

We used integrated circuits 74xx04 (Hex Inverters), 74xx08 (Quadraple 2-input Positive AND Gates) and 74xx32 (Quadraple 2-input Positive OR Gates) when needed.

First expression can be simplified, and the result can be used to validate the circuit design. The simplification is as follows:

$$\begin{aligned} F_1(a, b) &= a + a.b \\ &= a.(1 + b) && \text{(Distribution)} \\ &= a.(1) && \text{(Annihilation)} \\ &= a && \text{(Identity)} \end{aligned}$$

Simplification also proves absorption theorem since F_1 is in that form, using the F_1 and the result from simplification we created the following truth table.

a	b	(a.b)	a+(a.b)	a
0	0	0	0	0
0	1	0	0	0
1	0	0	1	1
1	1	1	1	1

Table 1: Truth table of the F_1 (also absorption theorem)

After creating the truth table, we analyzed F_1 using our knowledge of logic gates we designed the digital circuit design in the following figure.




Figure 1: Circuit design of F_1

After designing the digital circuit of F_1 we started implementing the circuit, We connected inputs to logic switches, output to a LED. Also when design required an and gate we used IC 74xx08 and when it required an or gate we used IC 74xx32. Following figure shows the 4 different state that this circuit can be, light green color in LED shows low voltage value (0) and red shows high (1).




Figure 2:

Additionally figure 2 can be used for validation of the circuit. From the simplification of F_1 we found that the output is equal to a and Figure 2 also validates it.

Second expression can be simplified, and the result can be used to validate the circuit design. The simplification operation is:

$$\begin{aligned}
 F_2(a, b) &= (a + b).(a + b') \\
 &= a + (b + b') && \text{(Distribution)} \\
 &= a + (0) && \text{(Inverse)} \\
 &= a && \text{(Identity)}
 \end{aligned}$$

Using the F_2 and the result from simplification we created the following truth table.

a	b	b'	a+b	(a+b')	(a+b).(a+b')	a
0	0	1	0	1	0	0
0	1	0	1	0	0	0
1	0	1	1	1	1	1
1	1	0	1	1	1	1

Table 2: Truth table of the F_2

After creating the truth table, we analyzed F_2 using our knowledge of logic gates we designed the digital circuit design in the following figure.




Figure 3: Circuit design of F_2

After designing the digital circuit of F_2 we started implementing the circuit, We connected inputs to logic switches, output to a LED. Also when design required an and gate we used IC 74xx08, when it required an or gate we used IC 74xx32 and when it required an not gate we used IC 74xx04. Following figure shows the 4 different state that this circuit can be, light green color in LED shows low voltage value (0) and red shows high (1).




Figure 4:

Additionally figure 4 can be used for validation of the circuit. From the simplification of F_2 we found that the output is equal to a and Figure 4 also validates it.

2.2 PART 2

In this part of the experiment we were tasked with determining the dual of the given theorem and implementing the theorem using logic gates. We used integrated circuits 74xx08 (Quadruple 2-input Positive AND Gates) and 74xx32 (Quadruple 2-input Positive OR Gates) in this part of the experiment. Given theorem is: $a + a.b = a$. It should be noted that when taking the dual of the theorem, it should be considered as: $a + (a.b) = a$. To find a dual of a theorem we changed "."s to "+" and "+"s to ".", but keep the variables and the parentheses.

Dual of the theorem is $a.(a + b) = a$. Using the dual of the theorem we created the following truth table.

a	b	(a+b)	a.(a+b)	a
0	0	0	0	0
0	1	0	0	0
1	0	1	1	1
1	1	1	1	1

Table 3: Truth table of the dual of the given theorem

After creating the truth table, we analyzed the dual of the given theorem and using our knowledge of logic gates we designed the digital circuit design in the following figure




Figure 5: Circuit design of the dual of the given theorem

After designing the digital circuit, we started implementing the circuit, We connected inputs to logic switches, output to a LED. Also when design required an and gate we used IC 74xx08 and when it required an or gate we used IC 74xx32. Following figure shows the 4 different state that this circuit can be, light green color in LED shows low voltage value (0) and red shows high (1). Additionally for the right side of the expression we connected the input a to a LED.




Figure 6:

From figure 6 it is clear that the left side expression of the dual of the given theorem (which is $a + (a.b)$) is same the right side expression (a). Hence, figure validates that our design and implementation also the operation of taking dual of a theorem.

2.3 PART 3

In the third part of the experiment, we were asked to find the complement of the given expression below, implement the proper digital circuit for it and validate it using the truth table.

- $F_3(a,b,c) = (a \cdot b) + (a' \cdot b)$

In order to find the complement of the given expression, we replaced input variables with their inverses, AND signs with OR signs and OR signs with AND signs. As a result, we obtained the expression below;

- $F'_3(a,b,c) = (a' + b') \cdot (a + c')$

With taking the complement of the given expression, we created the truth table for F'_3 .

a	b	c	a'	b'	c'	a' + b'	a + c'	$F'_3 = (a' + b') \cdot (a + c')$
0	0	0	1	1	1	1	1	1
0	0	1	1	1	0	1	0	0
0	1	0	1	0	1	1	1	1
0	1	1	1	0	0	1	0	0
1	0	0	0	1	1	1	1	1
1	0	1	0	1	0	1	1	1
1	1	0	0	0	1	0	1	0
1	1	1	0	0	0	0	1	0

Table 4: Truth table for F'_3

Using an OR gate, 2 AND gates and 3 inverters, we implemented our complemented expression as Figure 7 shows.




Figure 7: Circuit for complement of F3

In detail, while implementing our circuit we used 74000 series ICs below;

- 74xx04 - Hex Inverters
- 74xx08 - Quadruple 2-input Positive AND Gates
- 74xx32 - Quadruple 2-input Positive OR Gates

Firstly, we give Vcc voltage to the top right corner pin and ground voltage to the bottom left corner pin of all of the ICs used in the implementation.

After we applied the supply voltage, we used 6 pins of the inverter. Connecting first input(a) to the thirteenth pin of the inverter, we obtained complement of the first input from twelfth pin of the inverter; connecting second input(b) to the eleventh pin of the inverter, we obtained complement of the second input from tenth pin of the inverter; connecting third input(c) to the ninth pin of the inverter, we obtained complement of the third input from the eighth pin of the inverter.

After we obtained the all smallest necessary elements, we connected them into the OR gate. Connecting twelfth pin of the inverter to the thirteenth pin of the OR gate and tenth pin of the inverter to the twelfth pin of the OR gate, we obtained $(a'+b')$ from the eleventh pin of OR gate; connecting first input directly from the switch to the tenth pin of the OR gate and connecting eighth pin of the inverter to the ninth pin of the OR gate, we obtained $(a+c')$ from the eighth of the OR gate.

After we are done with the OR gate, we used AND gate to get final expression. Connecting eleventh pin of the OR gate to the thirteenth pin of the AND gate and connecting eighth pin of the OR gate to the twelfth pin of the AND gate, we obtained $(a' + b') \cdot (a + c')$ from eleventh pin of the AND gate.

After we are done with the ICs, we connected our final expression from the eleventh pin of the AND gate to the LED monitor. In the end, we played with the input values and observed the output values. Results were verified by our truth table and there was no mistake.

2.4 PART 4

In the fourth and last part of the experiment, we are given set of 1-generating points;

- $F_4(a,b,c,d) = U_1(1,2,5,6,9,10,13,14)$

We can write down the augmented expression of F_4 from the given set of 1-generating points;

$$F_4(a,b,c,d) = (a'b'c'd) + (a'b'cd') + (a'bc'd) + (a'bcd') + (ab'c'd) + (ab'cd') + (abc'd) + (abc'd)$$

Using axioms of boolean algebra, we can simplify F_4 as follows;

$$\begin{aligned}
 F_4(a, b, c, d) &= (a'b'c'd) + (a'b'cd') + (a'bc'd) + (a'bcd') + (ab'c'd) + (ab'cd') + (abc'd) + (abc'd) \\
 &= (ab'c'd) + (abc'd) + (a'b'cd') + (a'bcd') + (a'b'c'd) + (a'bc'd) + (ab'cd') + (abcd') \\
 &\hspace{25em} \text{(Commutativity)} \\
 &= ac'd(b' + b) + a'cd'(b' + b) + a'c'd(b' + b) + acd'(b' + b) \hspace{2em} \text{(Distribution)} \\
 &= ac'd(1) + a'cd'(1) + a'c'd(1) + acd'(1) \hspace{15em} \text{(Inverse)} \\
 &= ac'd + a'cd' + a'c'd + acd' \hspace{15em} \text{(Identity)} \\
 &= ac'd + a'c'd + a'cd' + acd' \hspace{15em} \text{(Commutativity)} \\
 &= c'd(a + a') + cd'(a' + a) \hspace{15em} \text{(Distribution)} \\
 &= c'd(1) + cd'(1) \hspace{15em} \text{(Inverse)} \\
 F_4(a, b, c, d) &= c'd + cd'(XOR) \hspace{15em} \text{(Identity)}
 \end{aligned}$$

After we simplified the expression, it is obvious that simplified form of F_4 is equal to XOR of c and d in terms of output results. Using basic knowledge from the digital circuit course, we can easily create the truth table for simplified F_4 as follows;

a	b	c	d	c'	d'	$c' \cdot d$	$c \cdot d'$	$F_4 = c' \cdot d + c \cdot d'$
0	0	0	0	1	1	0	0	0
0	0	0	1	1	0	1	0	1
0	0	1	0	0	1	0	1	1
0	0	1	1	0	0	0	0	0
0	1	0	0	1	1	0	0	0
0	1	0	1	1	0	1	0	1
0	1	1	0	0	1	0	1	1
0	1	1	1	0	0	0	0	0
1	0	0	0	1	1	0	0	0
1	0	0	1	1	0	1	0	1
1	0	1	0	0	1	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	1	1	0	0	0
1	1	0	1	1	0	1	0	1
1	1	1	0	0	1	0	1	1
1	1	1	1	0	0	0	0	0

Table 5: Truth table for simplified F_4

After we simplified the expression, we implemented our circuit. Figure 8 shows our circuit implementation.




Figure 8: Example states for simplified F_4

Connecting first input(c) directly from switch to thirteenth pin of the inverter, we obtained complement of first input from the twelfth pin of the inverter; connecting second input(d) directly from switch to eleventh pin of the inverter, we obtained complement of second input from the tenth pin of the inverter.

Connecting twelfth pin of the inverter to thirteenth pin of the AND gate and connecting second input directly from the switch to the twelfth pin of the AND gate, we obtained $(c'd)$ from eleventh pin of the AND gate; connecting first input directly from the switch to the tenth pin of the AND gate and connecting tenth pin of the inverter to the ninth pin of the AND gate, we obtained (cd') from eighth pin of the AND gate.

Connecting eleventh pin of the AND gate to thirteenth pin of the OR gate and connecting eighth pin of the AND gate to the twelfth pin of the OR gate, we obtained the final expression which is $c'd + cd'$ from the eleventh pin of the OR gate. In the end, we connected eleventh pin of the OR gate(final expression) to the LED monitor and playing with the input values, we observed the output results. There was no mistake and truth table verified our circuit implementation.

2.5 EQUIPMENT USED

- C.A.D.E.T
- 74xx04 - Hex Inverters
- 74xx08 - Quadruple 2-input Positive AND Gates
- 74xx32 - Quadruple 2-input Positive OR Gates

3 RESULTS

Throughout the whole experiment the results we obtained was not different from the expected results which we calculated before the implementation of the functions and expressions. Since the equipment we used during the experiment were mostly integrated circuits results were output values of these equipment and the results was certain either one or zero. Hence, we obtained precise results and verified our results using truth tables.

4 DISCUSSION

During the preparation phase of the experiment parts we did the necessary objectives such as simplification of an expression or creating a truth table individually so that our individual skills in these areas can improve, later we checked our results by comparing however, during the design phase of the parts we analyzed the expression which we will implement, decided which integrated circuits we will use, and planned their position on the breadboard so that cables look more organized and easy to follow (for example we decided not to use more than 2 ICs in a vertical position since it would result with a lot of cables going vertically which is hard to trace). During the implementation we followed our design in the design phase and completed the implementation. Last part was checking if our design and implementation was correct, as stated in the "RESULTS" section implementation results was same with the expected results from the preparation phase for every part hence; we managed to complete parts rather quickly.

5 CONCLUSION

We managed to finish experiment without any major setbacks however, there were minor one which costs us few minutes. We did not color code the cables of inputs and outputs at some point in part 4 we lost track of our cables and we had to retrace them. We decided to be more careful about this issue in the future by color coding the cables we will be using. Overall experiment helped us getting more comfortable at using integrated circuits, designing digital circuits and doing Boolean algebra operations.

REFERENCES

- [1] Istanbul Technical University Department of Computer Engineering. Blg 242e logic circuits laboratory experiments booklet version 1.9, Spring 2019.
- [2] Overleaf documentation <https://tr.overleaf.com/learn>.