

Alveo SN1000 SmartNIC Product Overview

February 2021




Agenda

- ▶ SmartNIC Evolution
- Alveo SN1000 SmartNIC Overview
- Schedule & Ordering



Evolution of the Smart NIC






SmartNICs: Emerging Limitations



Cloud providers need both performance and adaptability

- Continuous feature innovation and velocity
 - Virtualization offloads
 - Security ciphers
 - Low latency transport
- Custom workloads at line-rate hardware acceleration

BUT...



ASIC implementations lack customization capabilities



CPU/SOC implementations suffer performance hits at scale



Common Offload Types





Common Offload Types



OVS | SR-IOV |
VIRTIO.NET | LOAD
BALANCING | NAT |
OVERLAYS | CONNECTION TRACKING | VXLAN
|PACKET GENERATION |
TELEMETRY | NVGRE |
GENEVE | VROUTER

A

BULK CRYPTO |
IPSEC | SSL/TLS |
KTLS | STATEFUL FIREWALL | MULTIPLE CIPHERS | HARWARE
ROOT OF TRUST |
IDS/IPS



COMPRES-SION/DECOMPRES-SION | HASH ACCELERA-TION | NVME ACCELERA-TION | NVMEOF | DEDUPLI-CATION | ERASURE CODING | FLASH CON-TROLLER | VIR-TIO.BLK

NETWORKING

SECURITY


STORAGE




Alveo SN1000 SmartNIC Overview



Introducing The Xilinx Alveo SN1000 SmartNIC Family



The Industry's First SmartNIC with Composable Hardware





The Alveo SN1000 SmartNIC Family Difference



Software-defined hardware acceleration for all offloads



Application specific data paths at line-rate performance



P4, C, C++ programming for fast, adaptable hardware acceleration



Heterogeneous architecture with control and data plane isolation



Alveo SN1022 SmartNIC Summary

Fully composable and programmable

- Versatile solution for containerized virtualized, bare metal deployment
- Comprehensive suite of Security offloads including IPSec, kTLS and SSL/TLS
- Storage acceleration for NVMe/TCP, Ceph and services including compression and crypto
- Deploy custom plugins programmed in P4, HLS, or RTL
 - Adapt to changing requirements without replacing hardware
- Hardware root of trust

- PCle Gen 4 x8 or Gen 3 x16
- 2x100G QSFP28 DA copper or optical transceiver
- XCU26 FPGA based on Xilinx 16nm UltraScale+
- On-board CPU: 16 64-bit Arm Cortex®-A72 cores at 2.0 GHz with 8 MB cache
- 1x 4GB x 72 DDR4-2666 (Processor)
- 2x 4GB x 72 DDR4-2666 (FPGA)

- TCP/UDP Checksum Offload (CSO), TCP Segmentation Offload (TSO), Generic Send Offload
- Generic Receive Offload (GRO), Receive Side Scaling
- VLAN Insertion/Removal
- VLAN Q-in-Q Insertion/Stripping
- Jumbo Frames (up to 9KB)

Traffic Steering

TCP/UDP/IP, MAC, VLAN, RSS filtering Accelerated Receive Flow Steering (ARFS), Transmit Packet Steering (XPS)

Virtualization

- Linux Multi-queue
- Single Root I/O Virtualization (SR-IOV)
- Tunneling offloads; adaptable to custom overlays.

Software and FPGA Extensibility

Support for custom plug-ins to enable new functionality; programmed via P4, HLS, or RTL

Manageability and Remote Boot

- Secure Firmware Upgrade and Hardware Root of
- NC-SI, PLDM Monitoring and Control, PLDM Firmware Update and MCTP support
- MCTP transports support SMBUS and PCIe VDM

- Red Hat RHEL, CentOS, Ubuntu for Host CPU
- Ubuntu and Yocto Linux for on-board Arm CPU

Network Acceleration

- Onload®/ TCPDirect TCP/UDP
- Open Virtual Switch (OVS)
- DPDK Poll Mode Driver
- Hardware Offloaded Virtio-net
- Virtio v0.9.5 and later
- CSO, TSO
- Multi-queue
- vDPA (Virtual Data Path Acceleration)

Hardware-based Packet Processing

- Wildcard match-action flow tables
- Tunnel encap/decap VXLAN, NVGRE
- Connection Tracking
- Packet Replication
- Header rewrite/NAT
- Per-rule packet and byte counters
- MAC Address rewriting
- 4 M stateful connections and up to 20K Megaflows with wildcard match support

Storage Acceleration

- Ceph RBD Client Offload
- Hardware Offloaded Virtio-net
- Virtio v0.9.5 and later
- Multi-queue

Environmental Requirements²

- Temperature:
- Operating: ≤ 30°C (86°F)
- Storage: -40°C to 75°C (-40°F to 167°F)
- Operating: 8% to 90%, and a dew point of -12°C
- Storage: 5% to 95%

Physical Dimensions (without bracket)

- Full Height Half Length PCIe CEM
- L: 6.59 inch (167.5 mm)
- W: 4.38 inch (111.15 mm)
- H: 0.72 inch (18.3 mm)

Ordering Information

- A-SN1022-P4N-PQ: Encryption Disabled
- A-SN1022-P4E-PQ Encryption Enabled

Feature availability is software release dependent. Please check release notes or contact Xilinx Support for more information

1. Performance is driver dependent. Please check release notes or contact Xilinx Support for more

TAKE THE NEXT STEP > www.xilinx.com/smartnic




Vivado, Zyng, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective

Adaptable. Intelligent.



SN1000 X ALVEO.

Alveo SN1022 SmartNIC Performance



Performance	SN1022
Connectivity	2x100 QSFP28 Ports
Full Duplex Throughput	200Gbps
Packet Rate	100Mpps
TCP Throughput	100Gbps
Latency (1/2 RTT)	<3us
OVS Performance*	100Gbps
Flow Table Entries	4 M stateful connections
IPsec Encryption Throughput	100Gbps (AES-GCM)
Power	75W


Sampling Today; Shipping March '21



Introducing The Xilinx Alveo SN1000

- Software-defined hardware acceleration
- Application specific data paths
- Build custom offloads or extend existing offloads to handle new protocols and applications

Out of the box






Introducing The Xilinx Alveo SN1000

- Software-defined hardware acceleration
- Application specific data paths
- Build custom offloads or extend existing offloads to handle new protocols and applications

Example 1






Introducing The Xilinx Alveo SN1000

- Software-defined hardware acceleration
- Application specific data paths
- Build custom offloads or extend existing offloads to handle new protocols and applications


Example 2





SN1000 SmartNIC Composability

- Isolated data and control planes
- Use P4/HLS/RTL to "compose" custom application specific kernels, or plugins, or augment existing plugins
- Open platform for Xilinx-provided, ISV provided, or customer-built plugins
- Tailor per-application data path through plugin framework for streamlined packet processing






Vitis Networking


- Customize with ease, without sacrificing performance
- P4: the perfect match for "Match-Action" processing
 - Tailored for high-performance networking
 - Includes high performance algorithmic CAM technologies
- Vitis RTL/HLS- Mature developer tools for any compute or storage offloads at HW speeds with powerful high level language support
- ▶ Xilinx SmartNIC Plug-In Framework
 - Customizations can be easily embedded into the powerful SN1000 SmartNIC flow

Software-Defined Hardware Acceleration





Xilinx NIC Family





	Feature	Alveo U25	Alveo SN1022	A
Dimensions	Width	Single Slot	Single Slot	lve
Dimer	Form Factor	Half Height, ½ Length	Full Height, ½ Length	0
lic rces 1	Look-Up Tables	523K	1,030K	5
Logic Resources ¹	Registers	1,045K	2,059K	Š
DRAM Memory		- 1x 2GB x 40 DDR4-2400 - 1x 4GB x 72 DDR4-2400	- 1x 4GB x 72 DDR4-2666 (Arm® Processor) - 2x 4GB x 72 DDR4-2666 (FPGA)	Alveo™ SmartNIC
	PCI Express®	Gen3 x16, 2xGen3 x8	Gen 3 x16, Gen 4 x8	
aces	Link Speeds	10/25GbE	100GbE	Data
Interfaces	Network Interface	2x SFP28	2x QSFP28	ta
=	Arm Processor	Integrated Quad-core Cortex®-A53 Processor	Discrete 16-core Cortex-A72 Processor	C
рс _	Thermal Cooling	Passive	Passive	<u>er</u>
Power and Thermal	Thermal Design Power	40W	70W	1
Po T	Total Power	75W	75W	er
	Stateless Offloads	Yes	Yes	P
	Tunneling Offloads	VXLAN, Geneve, Custom	VXLAN, NVGRE, Custom	S
king	SR-IOV	Yes	Yes	<u> </u>
Networking	Advanced Packet Filtering	Yes	Yes	<u>@</u>
Ne	Acceleration / Offloads	DPDK, Onload®	DPDK, Onload®, Open Virtual Switch (OVS), Virtio-net, Virtio-blk, vDPA, Ceph RBD Client offload	Center Accelerator Cards
Manageability	PMCI Protocols	NC-SI, PLDM Monitoring and Control, PLDM MCTP	NC-SI, PLDM Monitoring and Control, PLDM MCTP	Ca
agea	PMCI Transports	MCTP SMBus, MCTP PCIe VDM	MCTP SMBus, MCTP PCle VDM	ro
Man	Boot Support	PXE and UEFI	UEFI	S
Software Plugins		No	Yes	
Tool Support	Vitis™ Developer Environment	Yes	Yes	



Schedule and Ordering



CY2021 Feature Roadmap

Product	Launch (Feb 2021)	Mar	Q2	Q3
SN1000 & ALVEO.	1x100G Early Access OVS Virtio-net Virtio-blk PCIe G3 x16 / G4 x8	1x100G ProductionOVSVirtio-netVirtio-blkCeph/TCP Plugin EA	2x100G Production 2x25G EA/Production PCIe Gen 4 x8 Production Ceph/TCP Plugin Production IPsec Plugin EA	IPsec Plugin Production
VITIS Networking	Plugin Framework with P4, RTL/HLS Early Access	Plugin Framework with P4, RTL/HLS Production	Vitis + P4 Ease of Use e	nhancements

For questions on the product and schedule, please contact Sameer Shurpalekar




SN1000 Downloads and Documentation

▶ SN1000 Early Access Lounge

- www.xilinx.com/member/sn1000-ea.html
- Install Guide
- User Guide
- Plugin Reference Guide
- Software Downloads

- Public <u>Documentation</u>
 - Product Brief
 - Technical Brief
 - Datasheet





SN1000 Ordering Information

Product	Part Number	Description	OOE	FCS	1 - unit SRP
Alveo	A-SN1022-P4N-PQ	2 x QSFP28, single slot, FHHL, 75W, SoC+SuC Encryption DISABLED	Now	March '21	\$3150
SN1022	A-SN1022-P4E-PQ	2 x QSFP28, single slot, FHHL, 75W, SoC+SuC Encryption ENABLED	Contact Marketing		\$3150





Thank You

