

University of Pisa MSc in Computer Engineering Elettronics Systems

Linear Interpolator implementation in VHDL language

Leonardo Fontanelli

Academic Year 2020/2021

Contents

1	Intr	duction	2	
	1.1	Description of the assignment	2	
	1.2	Example of the algorithm	2	
	1.3	Simplifications of the algorithm	2	
2	Arc	itecture Description	4	
3	VH	L implementation	5	
	3.1	Linear Interpolator	5	
	3.2	16 bits Register	7	
	3.3	Combinatorial Net	9	
	3.4		12	
	3.5	Flip Flop D	13	
	3.6		14	
4	Testplan and Testbench			
	4.1		16	
	4.2	v -	17	
	4.3		18	
5	Vivado Logic Synthesis and Implementation			
	5.1	-	21	
			21	
		<u> </u>	22	
		-	23	
			23	
			24	
	5.2		24	
		1	24	
			$\frac{1}{25}$	
			25	
			$\frac{25}{25}$	
6	Con	clusions	26	

1 Introduction

1.1 Description of the assignment

The purpose of this project is to design a digital circuit that, having as an input a sampled signal, with a sampling period equal to T, gives as an output an interpolated version of the input signal.

Defining L as the *interpolation factor*, for every sample, the system will introduce L-1 points.

$$y(nT + uT) = (y_{n+1} - y_n) * u + y_n$$

 $u = \frac{k}{L}, k \in \{0, 1, \dots, L - 1\}$

For this project, we can consider L=4 and to work with 16 bit representation. Hence, with the assumptions we have made, it is possible to achieve an interpolation, giving 1 point at a time, the system will give as output 3 points that approximate the curve between the 2 points.

1.2 Example of the algorithm

As an example to clarify the algorithm, we can compute the interpolation points of $y_n = 80$ and $y_{n+1} = 247$

$$k = 0, u = \frac{0}{4} \text{ then } y = (247 - 80) * \frac{0}{4} + 80 = 80$$

$$k = 1, u = \frac{1}{4} \text{ then } y = (247 - 80) * \frac{1}{4} + 80 = 121$$

$$k = 2, u = \frac{2}{4} \text{ then } y = (247 - 80) * \frac{2}{4} + 80 = 163$$

$$k = 3, u = \frac{3}{4} \text{ then } y = (247 - 80) * \frac{3}{4} + 80 = 205$$

As we can see from this example, the results are approximated when there are rests in the calculation. So we always obtain a positive integer as a result. With the example, we can see that starting from 2 points (80, 247), we've obtained other 4 points 80, 121, 163, 205 that represents the interpolated points to connect the input ones.

1.3 Simplifications of the algorithm

Giving a first look to the assignment and the proposed example, it is needed a simplification in order to design in a simpler way the system. The best way in order achieve this is to have only division by 2 and 4 in the formula. Hence, the algorithm has been simplified:

$$output = (y_{n+1} - y_n) * u + y_n$$

$$output = uy_{n+1} - uy_n + y_n$$
$$output = \frac{k}{L}y_{n+1} - \frac{k}{L}y_n + y_n$$

With k = 1, 2, 3 the equation gives the following results:

$$k = 0, output = y_n$$

$$k = 1, output = \frac{y_{n+1}}{4} - \frac{y_n}{4} + y_n$$

$$k = 2, output = \frac{y_{n+1}}{2} - \frac{y_n}{2} + y_n$$

$$k = 3, output = \frac{3}{4}y_{n+1} - \frac{3}{4}y_n + y_n = y_{n+1} - \frac{y_{n+1}}{4} + \frac{y_n}{4}$$

It is necessary to specify, that the simplifications have been made with the purpose of working with 16 bit numbers and L=4.

2 Architecture Description

The architecture of the Linear Interpolator is the following:




Figure 1: Architecture of the Linear Interpolator

- *Input*: is a 16 bit entry that takes the binary representation of the number, coming from the sampled signal.
- Output: is a 16 bit exit of the net that gives the interpolated points for the sampled signal.
- Clock: represent the input clock signal.

This net has an input the sampled signal represented on 16 bits, and gives as output the interpolated signal. Hence, given two consecutive sampled points, the system should return as output three points that connects the inputs calculated with the formula saw in the previous section.

For further details of the architecture, will be given in the next section with the VHDL implementation.

3 VHDL implementation

In this section will be analyzed the VHDL implementation in details, by showing all the code for every .vhd file generated.

3.1 Linear Interpolator

The main component of the net is the Linear Interpolator, it is composed by some other internal nets.




Figure 2: Detailed Architecture of the Linear Interpolator

- REG_16: it's a 16 bits register, which it's useful for storing the previous input of the net and give as output the interpolated points.
- RC: it's the net that calculates the outputs of the linear interpolator.
- MUX: this is a multiplexer that select the correct output, and it's piloted by the clock.

```
Linear Interpolator --
4 library IEEE;
  use ieee.numeric_std.all;
  use IEEE.std_logic_1164.all;
6
  entity LI is
    generic (n : positive := 16);
10
11
      input : in std_ulogic_vector(n-1 downto 0);
      output : out std_ulogic_vector(n-1 downto 0);
12
      clk
            : in std_ulogic
13
14
    );
  end LI;
15
16
  architecture beh of LI is
17
18
```

```
-- Component Declaration --
20
21
22
      -- This register is the one that saves the previous input
23
    component REG_16 is
24
      port (
25
26
        d_reg : in std_ulogic_vector(n-1 downto 0);
        rst : in std_ulogic;
27
        clk
             : in std_ulogic;
28
        q_reg : out std_ulogic_vector(n-1 downto 0)
29
30
31
    end component REG_16;
32
33
      -- Multiplexer that select the correct output
    component MUX is
34
      port(
35
36
        sel : in std_ulogic_vector(1 downto 0);
             x1 : in std_ulogic_vector(n-1 downto 0);
37
             x2 : in std_ulogic_vector(n-1 downto 0);
38
            x3 : in std_ulogic_vector(n-1 downto 0);
x4 : in std_ulogic_vector(n-1 downto 0);
39
40
               : out std_ulogic_vector(n-1 downto 0)
41
42
43
      end component MUX;
44
      -- Combinatorial net that calculates the outputs.
45
      -- The inputs are the current point and the previous one.
46
    component RC is
47
    port(
48
      input : in std_ulogic_vector(n-1 downto 0);
49
      old_in : in std_ulogic_vector(n-1 downto 0);
50
      out0 : out std_ulogic_vector(n-1 downto 0);
51
      out1 : out std_ulogic_vector(n-1 downto 0);
52
53
      out2 : out std_ulogic_vector(n-1 downto 0);
      out3 : out std_ulogic_vector(n-1 downto 0)
54
55
    end component RC;
56
57
       -- Declaration of the array of string type
58
59
    type array_of_string is array (0 to 3) of std_ulogic_vector(15
      downto 0);
60
61
                Signals
62
63
64
    signal old_input : std_ulogic_vector(15 downto 0);
65
      -- to store the previous input value
                   : std_ulogic_vector(1 downto 0) := "11";
    signal sel_s
66
      -- multiplexer selector
    signal rst
                   : std_ulogic := '0';
67
     -- Output Signal - Save the 4 outputs
68
69
    signal out_array : array_of_string;
70
71
      -- register to update old_input
72
     reg: REG_16 port map(input, rst, clk, old_input);
```

```
-- Calculates the output
74
      res: RC port map(input, old_input, out_array(0), out_array(1),
      out_array(2), out_array(3));
76
      COUNTER_P : process(clk) -- process to count clocks
77
       begin
78
         if(rising_edge(clk)) then
79
            case sel_s is
80
                 when "00" => sel_s <= "01";</pre>
81
                 when "01" => sel_s <= "10";
82
                 when "10" => sel_s <= "11";</pre>
83
                 when "11" => sel_s <= "00";
84
             when others => sel_s <= "00";</pre>
85
          end case;
        end if;
87
      end process;
88
89
       -- multiplexer to select correct output
90
91
       choose: MUX port map(sel_s, out_array(0), out_array(1),
      out_array(2), out_array(3), output);
93 end beh;
```

3.2 16 bits Register

As already said, this register is the one that stores the input and it is composed by 16 Flip Flop D, one for every bit.




Figure 3: 16 bits register architecture

```
q_reg : out std_ulogic_vector(n-1 downto 0)
15
16
    );
  end REG_16;
17
18
19
   -- Architecture definition --
20
21
22
  architecture str of REG_16 is
23
24
    component FF_D
25
26
       port (
        d : in std_ulogic;
27
        clk : in std_ulogic;
        rst : in std_ulogic;
29
         q : out std_ulogic
30
      );
31
    end component;
32
33
    signal q_sig : std_ulogic_vector(n-1 downto 0);
34
35
     signal rst_sig : std_ulogic;
     begin
36
       gen_reg:
37
         for i in 0 to n-1 generate
38
            ffd : FF_D port map(d_reg(i), clk, rst, q_sig(i));
39
40
         end generate gen_reg;
       q_reg <= q_sig;</pre>
41
42 end str;
```

3.3 Combinatorial Net

The Combinatorial Net is the one that computes the output of the Linear Interpolator, by using the formula computed before:

$$k = 0, output = y_n$$

$$k = 1, output = \frac{y_{n+1}}{4} - \frac{y_n}{4} + y_n$$

$$k = 2, output = \frac{y_{n+1}}{2} - \frac{y_n}{2} + y_n$$

$$k = 3, output = \frac{3}{4}y_{n+1} - \frac{3}{4}y_n + y_n = y_{n+1} - \frac{y_{n+1}}{4} + \frac{y_n}{4}$$




Figure 4: Combinatorial Net architecture

The two input signals (input and old_in, the latter one coming from the 16 bits register) are shifted in order to obtain other 4 signals that are: *i1sh2*, *i1sh4*, *i2sh2*, *i2sh4* that represent the shift of the bits (2 and 4) in order to compute the division.

Then two arrays yn1 and yn2 are initialized with the values that must be summed. And the summed will be provided by four Ripple Carry Adders that gives the final output of the net. The code of this component is the following:

```
Intermediate combinatorial net to calculate the four output
      values
  library IEEE;
  use ieee.numeric_std.all;
3
  use IEEE.std_logic_1164.all;
6
  entity RC is
    generic (n : positive := 16);
    port(
      input : in std_ulogic_vector(n-1 downto 0);
      old_in : in std_ulogic_vector(n-1 downto 0);
10
11
      out0 : out std_ulogic_vector(n-1 downto 0);
           : out std_ulogic_vector(n-1 downto 0);
12
      out1
            : out std_ulogic_vector(n-1 downto 0);
13
      out3
            : out std_ulogic_vector(n-1 downto 0)
14
    );
15
16
  end RC;
```

```
18 architecture rtl of RC is
20
      -- Component Declaration --
21
22
23
24
    component RCA is
                            -- net to sum signals
      port (
25
        a : in std_ulogic_vector(n-1 downto 0);
26
        b : in std_ulogic_vector(n-1 downto 0);
27
28
        cin : in std_ulogic;
        s : out std_ulogic_vector(n-1 downto 0);
29
        cout: out std_ulogic
30
      );
31
    end component RCA;
32
33
34
    -- Declaration of the array of string type
    type array_of_string is array (0 to 3) of std_ulogic_vector(15
35
      downto 0);
36
    signal out_array : array_of_string; -- to save the outputs of
      RCAs
    signal yn1
                    : array_of_string;
38
39
    signal yn2
                    : array_of_string;
40
    -- signals to store shifted input
41
    signal i1sh2 : std_ulogic_vector(15 downto 0);
                                                         -- first
42
      input shifted by one position (divided by two)
    signal i2sh2 : std_ulogic_vector(15 downto 0);
43
                                                         -- second
      input shifted by one position
    signal i1sh4 : std_ulogic_vector(15 downto 0);
45
                                                         -- first
      input shifted by two positions (divided by four)
    signal i2sh4 : std_ulogic_vector(15 downto 0); -- second
46
      input shifted by two positions
    -- signals for the rests
48
49
    signal s_cout : std_ulogic_vector(3 downto 0);
    signal s_cin, s_cout1, s_cout2 : std_ulogic := '0';
50
51
52
    begin
53
54
      main: process(input)
55
         -- in1 and in2 shifted (to divide per two)
56
        i1sh2(15) <= '0'; i1sh2(14 downto 0) <= input(15 downto 1);
57
        i2sh2(15) <= '0'; i2sh2(14 downto 0) <= old_in(15 downto 1);
58
59
        -- in1 and in2 double shifted (to divide per four)
60
        i1sh4(15) <= '0'; i1sh4(14) <= '0'; i1sh4(13 downto 0) <=
61
      input(15 downto 2);
        i2sh4(15) <= '0'; i2sh4(14) <= '0'; i2sh4(13 downto 0) <=
62
      old_in(15 downto 2);
63
        yn2(0) <= old_in; -- yn2(0) must take the 'actual' old_in</pre>
64
     end process;
```

```
66
67
       -- u = 0
       yn1(0) <= "0000000000000000";</pre>
68
69
       -- u = 1/4
70
       yn1(1) <= i1sh4;
71
       SUM1 : RCA port map(i2sh4, i2sh2, s_cin, yn2(1), s_cout1);
72
73
74
       -- u = 2/4
       yn1(2) <= i1sh2;</pre>
75
       yn2(2) <= i2sh2;
76
77
       -- u = 3/4
78
       yn2(3) <= i2sh4;
79
       SUM2 : RCA port map(i1sh4, i1sh2, s_cin, yn1(3), s_cout2);
80
81
82
       -- 4 Ripple Carry Adders to generate the four output signals
       gen_RCA:
83
84
       for i in 0 to 3 generate
         fin_sum : RCA port map(yn1(i), yn2(i), s_cin, out_array(i),
85
       s_cout(i));
       end generate gen_RCA;
86
87
88
       out0 <= out_array(0);</pre>
       out1 <= out_array(1);</pre>
89
       out2 <= out_array(2);</pre>
90
       out3 <= out_array(3);
91
92
93 end rtl;
```

3.4 Multiplexer 4to1

The multiplexer is used as selector for the output, it is guided by the 2 bits input sel, that selects the correct output.




Figure 5: Multiplexer architecture

```
-- Multiplexer 4to1 library IEEE;
```

```
3 use IEEE.STD_LOGIC_1164.ALL;
   entity MUX is
     generic (n : positive := 16);
       port (
       sel : in std_ulogic_vector(1 downto 0);
8
           x1 : in std_ulogic_vector(n-1 downto 0);
x2 : in std_ulogic_vector(n-1 downto 0);
9
10
11
           x3 : in std_ulogic_vector(n-1 downto 0);
           x4 : in std_ulogic_vector(n-1 downto 0);
12
               : out std_ulogic_vector(n-1 downto 0)
13
     );
14
15
16 end MUX;
17
  architecture beh of MUX is
18
19
    main: process (sel) is
20
21
     begin
       case sel is
  when "00" => y <= x1;</pre>
22
23
         when "01" => y <= x2;
24
         when "10" => y <= x3;
25
         when "11" => y <= x4;
26
         when others => y <= "0000000000000000;
27
       end case;
    end process;
29
30 end beh;
```

3.5 Flip Flop D




Figure 6: Flip Flop architecture

```
-- Flip Flop D
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4
5 entity FF_D is
6 port (
```

```
d : in std_ulogic;
7
8
       clk : in std_ulogic;
       rst : in std_ulogic;
9
             out std_ulogic
10
    );
11
12 end FF_D;
13
14 architecture beh of FF_D is
15 begin
16
    process(clk)
17
     begin
       if rising_edge(clk) then
18
         if (rst = '1') then
19
           q <= '0';
         else
21
         q <= d;
end if;
22
23
       end if;
24
    end process;
26 end beh;
```

3.6 Ripple Carry Adder

Using a bit a bit xor, the Ripple Carry Adder gives as output the summation of the inputs a and b.




Figure 7: Ripple Carry Adder architecture

```
-- Ripple Carry Adder: it adds a and b std_ulogic_vectors of 16
    bits giving the sum s
library IEEE;
suse IEEE.std_logic_1164.all;

entity RCA is
generic (n : positive := 16);
port (
    a : in std_ulogic_vector(n-1 downto 0);
    b : in std_ulogic_vector(n-1 downto 0);
```

```
cin : in std_ulogic;
11
      s : out std_ulogic_vector(n-1 downto 0);
     cout: out std_ulogic
12
   );
13
14 end RCA;
15
16 architecture beh of RCA is
17
   combinational: process(a,b,cin)
19
20
    variable c: std_ulogic;
    begin
21
     c := cin;
22
     for i in 0 to n-1 loop
23
       s(i) <= a(i) xor b(i) xor c;
c := (a(i) and b(i)) or (a(i) and c) or (b(i) and c);
24
25
      end loop;
26
      cout <= c;
27
end process combinational;
29 end beh;
```

4 Testplan and Testbench

In order to verify the correctness of the architecuture, it has been developed 2 Python scripts and a VHDL testbench in order to compare the results and verify the results.

4.1 Python Scripts

The Python script are the "linearInterpolator.py" and "inputGenerator.py". The first one is the implementation of the Linear Interpolator in Python and computes the points of interpolation. It takes as input a file named "input_points.txt", computes the interpolation points and then plots them and saves in a file named "output.txt" the results. In the plot we can recognize the input points with a blue point and the output (interpolated points) with a orange "x". The following is the Pyhton code of the script:

```
import matplotlib.pyplot as plt
2 import numpy as np
4 input_points = np.loadtxt("input_points.txt", delimiter=',', dtype=
      np.int)
5 x_coords = []
6 output = []
7 y_{coords} = []
9 L = 4 # interpolation factor
10 T = 1
        # period time
11 j = 0
12 i = 0
13
14
  for i in range(0, len(input_points) - 1):
      x_coords.append(T * (i - 1))
15
      k = 0 # first point
16
      output.append(input_points[i])
17
      y_{coords.append(((i - 1) * T + (k / L) * T)) # calculate the
18
      coordinates of the interpolated points
      print("Element ", j, ": ", input_points[i])
19
      j += 1
20
      k = 1 # second point
21
      element = np.math.floor(input_points[i + 1] / 4) + np.math.
      floor(input_points[i] / 2) + np.math.floor(input_points[i] / 4)
      output.append(element)
23
      y_{coords.append(((i - 1) * T + (k / L) * T)) # calculate the
24
      coordinates of the interpolated points
      print("Element ", j, ": ", element)
25
      k = 2 # third point
27
      element = np.math.floor(input_points[i+1] / 2) + np.math.floor(
28
      input_points[i] / 2)
      output.append(element)
29
      y_coords.append(((i - 1) * T + (k / L) * T)) # calculate the
30
      coordinates of the interpolated points
      print("Element ", j, ": ", element)
      j += 1
32
      k = 3 # fourth point
```

```
element = np.math.floor(input_points[i] / 4) + np.math.floor(
34
      input_points[i+1] / 4) + np.math.floor(input_points[i+1] / 2)
      output.append(element)
35
      y_{coords.append(((i - 1) * T + (k / L) * T)) # calculate the
36
      coordinates of the interpolated points
      print("Element ", j, ": ", element)
37
38
39 x_coords.append(T*i) # calculate the coordinates of the input
40
plt.plot(x_coords, input_points, marker='o')
42 plt.plot(y_coords, output, marker='x')
43 plt.show()
44
45 outputFile = open("output.txt", 'w')
  for i in range(0, len(output)):
      outputFile.write("Point:" + str(i+1) + '\{:>10\} \{:>10\}'.format(
      str(output[i]), str('{0:016b}'.format(output[i]))) + "\n")
48 outputFile.close()
```

The second Python script reads the "input_points.txt" and generates a file "input.txt" that will be copied in the Testbench code. The output of this code is the binary representation of the numbers in the "input_points.txt".

4.2 Testbench

The Testbench code is the following, it has in the s_input signal the input generated by the Python script presented before. This signal is the input of the Linear Interpolator, and they are presented to the net every 4 clock cycle.

```
13
  architecture test of LI_tb is
14
15
    component LI is
16
      generic(n : positive := 16);
17
      port (
18
        input : in std_ulogic_vector(n-1 downto 0);
19
        output : out std_ulogic_vector(n-1 downto 0);
21
        clk
             : in std_ulogic
22
23
    end component;
24
25
           Signals
26
27
    constant clk_p : time
28
                                := 8 ns; -- clock period
29
30 -- INPUT SIGNALS
    type array_of_input is array (0 to 15) of std_ulogic_vector(15
31
      downto 0);
    signal s_input : array_of_input := ("0000000000000111", "
      signal s_in : std_ulogic_vector(15 downto 0) := "
33
      000000000000111";
    signal s_clk : std_ulogic := '0';
34
    signal i : integer := 0;
35
36
  -- OUTPUT SIGNAL
37
    signal s_out : std_ulogic_vector(15 downto 0);
38
39
40
41
42
      iDUT : LI port map(s_in, s_out, s_clk);
      s_clk <= not s_clk after clk_p/2;</pre>
43
      i <= i+1 after 4*clk_p;</pre>
                                          --input must change every 4
44
       clock signals
      s_in <= s_input(i);</pre>
45
46
47 end test;
```

In order to have a correct behaviour of the net is necessary to change the input every 4 clock periods.

4.3 Simulation

In order to simulate and compare the Python output with the VHDL output, the input number will be the same.

Hence the selected input will be:

```
7, 19, 2074, 161, 140, 32, 41, 87, 619, 804, 241, 63, 74, 78, 1407, 1397, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 1407, 14
```

inserted in the " $input_points.txt$ " file.

The following is a piece of simulation, performed with the Vivado software: $\[$



Figure 8: The simulation of the net

The output is the penultimate signal in the images.

Then it has been performed the execution of the Python script, the output is the following:




Figure 9: The Python Output

By comparing the binary output of the Vivado simulation and the Python script, we can clearly see the points are the same. Hence we can conclude that the results of the net are verified.

5 Vivado Logic Synthesis and Implementation

5.1 Synthesis

At first, it has been performed the synthesis with the Vivado simulator tool. The first simulation has been performed without constraints in order to check the VHDL consistency: it concluded correctly, with some warning errors.




Figure 10: The result of the simulation

The warnings that came out from the synthesis were the following:




Figure 11: Warnings from the synthesis

Those warnings indicates that some signal were declared in a process without being inserted in the sensitivity list. Given that, in the sensitivity list must be declared anything that the process needs to know about changes of, we can discard the warning given that we are not interested in the changes of the signals, the process doesn't need to be sensible to those signals.

5.1.1 Timing

For the definitive synthesis it has been added a clock constraint of 8ns. The results for the timing of the net are the following:



Figure 12: The timing results for the synthesis

Where:

- Worst Negative Slack WNS: is the critical path, corresponds to the worst slack of all the timing paths for max delay analysis.
- Total Negative Slack TNS: is the sum of negative slack.
- Worst Hold Slack WHS: corresponds to the worst slack of all the timing paths for min delay analysis.
- Total Hold Slack THS: is the sum of negative hold slack paths.
- Worst Pulse Width Slack WPWS: corresponds to the worst pulse width slack for (Min low pulse width, min high pulse width, min period, max period).
- Total Worst Pulse Width TWPW: is the sum of all WPWS violations.

We can notice that all the slack are positive, hence the clock period has no need to be increased and can be decreased instead.

It resulted that the minimum clock for which the slack are all grater than 0 is 2.16ms. The resulting timing summary is the following:



Figure 13: The timing results for the synthesis with the new clock

5.1.2 Critical path

The critical path resulted to be the following:



Figure 14: Critical Path

In general, the delay for the path are the following:



Figure 15: Delay for every path of the net

5.1.3 Utilization

The utilization of the net resulted to be the following:




Figure 16: Synthesis Utilization

In this scheme, we can see that 33/100 of the utilization are used for the I/O since there is 16 bit for input, 16 bits for output plus the clock bit.

5.1.4 Power Consumption

Regarding the power consumption, it has been obtained the following result:




Figure 17: Synthesis Power Consumption

We can notice that the total power consumption of the net is 0.15W, with 39% related to Dynamic power and 61% to Static power.

5.1.5 Maximum Operating Frequency

With the clock constraint equal to 2.16ms, it can be computed the maximum operating frequency which is equal to $f = \frac{1}{T_{clock}} = \frac{1}{2.16ms} = 462.95Hz$.

5.2 Implementation

Still with the Vivado software it has been performed the implementation step. The computation performed well and gave the same warnings explained in the previous section.

5.2.1 Timing

Also with the implementation step it has been reported the timing of the net, which is the following:




Figure 18: The timing results for the implementation

We can notice that the slack are still positive, hence we can keep the same clock as before.

5.2.2 Utilization

The utilization resulted similar to the one of the synthesis, except for the LUT, which is decreased to 103, with 0.59% of utilization.




Figure 19: The utilization results for the implementation

5.2.3 Power Consumption

The power summary resulted slightly different from the synthesis:




Figure 20: The power consumption results for the implementation

In this case, the *Total On-Chip Power* resulted 0.149W with 38% for the Dynamic Power and 62% for the Static Power.

5.2.4 Maximum Operating Frequency

Since no problem has been found in the timing, we can conclude that the maximum operating frequency is the same than the synthesis and it is 462,95Hz

6 Conclusions

The designed net is able to generate interpolation points giving 2 input (one actual and one old) with the following formula: $y(nT+uT) = (y_{n+1}-y_n)*u+y_nu=\frac{k}{L}, k\in\{0,1,\ldots,L-1\}$ All the design assignment has been successfully satisfied. For the architecture description it has been used the VHDL language. The correctness of the circuit has been tested through simulations using test-benches and Python script. It has been done the logic synthesis in order to find the maximum clock frequency and the critical path. Also the implementation of the net has been done with the Vivado software.