EE520 | EE620 Project 3 Assignment

Assigned: Friday, November 07

Project 3 Due: Wednesday, December 10, 11:59 PM

Revision History:

1	Original created for EE520 | EE620 by: Mark A. Indovina
2	Updates for EE520 | EE620 by: Mark A. Indovina

The grade for this project will be based on:

1. On the timely completion of your EDA Tutorial 3 assignment.
2. On the timely completion of your Project 3 assignment.
3. On the following files uploaded to the mycourses Project 3 Report dropbox:
    a. On the Project 3 engineering report, uploaded as a PDF copy to the mycourses drop box (PDF only), due: Wednesday, December 10, 11:59 PM.
    b. arb_test.v (upload as arb_test.v.txt)
    c. arb.v (upload as arb.v.txt)
    d. <logon_ID>_test.asm (upload as <logon_ID>_test.asm.txt)
    e. On the Project 3 database copy, uploaded to the mycourses drop box, due: Wednesday, December 10, 11:59 PM.
    f. NOTE: Due to the size of the files submitted, the mycourses Project 3 Report dropbox is configured to only keep one submission, therefore if you complete 3 submissions, only the files included with the last submission are kept. However, a submission is one or more files, therefore all required Project 3 files must be uploaded simultaneously as one submission to the mycourses dropbox.

TABLE OF CONTENTS

1. INTRODUCTION

Project 3 will require you to work with a core level RTL database and perform the following tasks:

a. Create module Memory Access Bus Arbiter (ARB) per specifications in section 4
    i. Design Memory Access Bus Arbiter (ARB) RTL
    ii. Enhance the Memory Access Bus Arbiter (ARB) test bench
    iii. Perform RTL verification
    iv. Perform logic synthesis
    v. Perform test insertion
    vi. Perform detailed timing analysis
    vii. Perform gate level verification of the scan inserted netlist
b. Insert your Memory Access Bus Arbiter (ARB) module into the DTMF Receiver RTL database
    i. Perform RTL verification
    ii. Perform logic synthesis
    iii. Perform test insertion
    iv. Perform detailed timing analysis
    v. Perform gate level verification of the scan inserted netlist
c. Create an assembly language test program per specifications in section 7 and verify program operation using the full DTMF Receiver RTL database.
d. Except for derived data (netlists, log files), all source code created will be managed with *git*.

2. DTMF Receiver RTL DATABASE DESCRIPTION

Please see the file, DTMF_Receiver.pdf, in the lab area on mycourses for a description of the DTMF Receiver module. This document provides of an overview of the following:

a. Overview of the DTMF Receiver Core Module
b. Descriptions of each DTMF Receiver Core Module Block
    i. Including Tiny DSP (TDSP)
c. TDSP Assembly Language Instruction Set

3. DATABASE CHECKOUT

To start, you will need to create a work area for the project. Logon to one of the compute servers and create a work area for Project 3 as follows:

```
cd ee620
mkdir proj3
cd proj3
```

Now let's check out the tutorial database as follows:

```
git  clone  /classes/ee620/verilog/proj3/tdsp
```

Note that this version of the command does not allow you to use *git* across a network.

Once the database is cloned, change to the repository directory and check the repository status as follows:

```
cd tdsp
git status
```



If the *git status* command does not report "nothing to commit, working directory clean", something went wrong – ask for assistance.

Throughout Project 3 you must maintain your source code with *git*, in a nutshell you will be using the following commands daily:

- *git status* – to check the status of the repository
- *git add* – to add new files to the repository
- *git commit* – to commit your changes to the repository
- *git show* – show you repository objects
- *git log* – show you commit logs

If you get stuck, *git help* will display of list of *git* commands, and *git help <command>* will display a command manual page.

4. GENERAL GUIDLINES

The database is comprehensive and includes the core DTMF Receiver module, various versions of the TDSP, assembler, behavioral simulation model for the DSP algorithm, etc. When working with the core DTMF Receiver module, you will be working in the directory:

proj3/tdsp/dtmf+humm/

When developing the Memory Access Bus Arbiter (ARB) module, you will be working in the directory:

proj3/tdsp/arb/

Once the Memory Access Bus Arbiter (ARB) module is complete, you will copy the source RTL to:

proj3/tdsp/dtmf+humm/src/

The *TDSP assembler* is provided as a series of programs written in Perl (of high-level, general-purpose, interpreted, dynamic programming languages). Since Perl is interpreted, the programs are provided in source code form. For assembly, you will work in the directory:

proj3/tdsp/asm/

The assembler program is *tdspasm*, reads assembler programs, *<program name>.asm*, and produces a merged listing, *<program name>.lst*, a symbol table, *<program name>.sym*, and an object file suitable for loading into the RTL database, *<program name>.obj*.

Note that the assembler is flexible in that TDSP instructions can be enabled or disabled in the RTL database to optimize the size of the TDSP. This functionality is available by using the program *getop*. If you're curious ask and we'll show you how to use these additional features.

5. VERIFICATION GUIDLINES

The database contains a simulation script, *sim.csh*, similar to the tutorial. The script options are as follows:



The script supports RTL and Netlist level simulation with two verification suites:

1. HUMM Test Mode
   This mode executes a memory test suite using the program found in *humm.asm*. This program is assembled and the object file is copied to the verification ROM image *tdsp/dtmf+humm/etc/rom1.txt*.

2. SPI Test Mode
   This mode executes the DTMF Receiver DSP software suite using the program found in *dtmf_tdsp.asm*. This program is assembled and the object file is copied to the verification ROM image *tdsp/dtmf+humm/etc/rom0.txt*. During this mode, data representing an audio signal is fed to the core via the SPI port.

You will run both modes to verify the DTMF Receiver database.

6. Memory Access Bus Arbiter (ARB) MODULE SPECIFICATIONS

The Memory Access Bus Arbiter (ARB) module coordinates DMA and TDSP access to the Data Sample memory. The protocol is a simple REQUEST, GRANT scheme. Note that the arbiter is biased to allow TDSP priority access if both devices request at the same time. ARB is coded as an explicit state machine. The state encodings are supplied in the include file: *include/arb.h*. The bus arbiter is clocked by a 25 Mhz positive edge triggered clock (clk) and is asynchronously reset with an active high reset (reset).



Figure 1 Memory Access Bus Arbiter (ARB) State Machine Diagram

Unless otherwise shown in Figure 1, dma_grant and tdsp_grant are 0. Also, as noted earlier, the tdsp has priority over the dma in all states except the DMA_PRI state.

When developing the Memory Access Bus Arbiter (ARB) module, you will be working in the directory:

proj3/tdsp/arb/

This work area is organized exactly like the tutorial, and should be familiar to you.

Note that the Memory Access Bus Arbiter (ARB) module RTL code will initially be created as the file:

proj3/tdsp/arb/src/arb.v

As noted in the project requirements, you are to also enhance the testbench:

proj3/tdsp/arb/src/arb_test.v

Your enhancements are to add automatic checking to confirm that the RTL functions properly. Open the current testbench and note the following section:

```
repeat (256)
        begin
        @(posedge clk)
                dma_wait <= $random ;
                tdsp_wait <= $random ;
        fork
        dma_request ;
        tdsp_request ;
        join
        repeat (4)
                @(posedge clk) ;
        end
```

This section is used to randomly generate Memory Access Bus Arbiter (ARB) requests, but provides no thorough checking that a grant occurred other than counting grants.

You are to add logic in the testbench which will check and confirm that grants are generated by your Memory Access Bus Arbiter (ARB) logic after an appropriate number of cycles as described in the Memory Access Bus Arbiter (ARB) state diagram; late grants should report an error as follows:

- Have a 1 bit signal that flags a DMA grant error when active high
- Have a 1 bit signal that flags a TDSP grant error when active high
- When a DMA grant error occurs, report the error (including current simulation time) to the simulator console
- When a TDSP grant error occurs, report the error (including current simulation time) to the simulator console
- Using a `define add capability to conditionally compile in code to stop the simulation if a DMA grant error occurs
- Using a `define add capability to conditionally compile in code to stop the simulation if a TDSP grant error occurs

HINT: create two new tasks, dma_check and tdsp_check which could be similar in form to the current dma_request and tdsp_request; all four tasks would be fired in parallel by the fork/join.

Note that you must confirm operation of your testbench changes by forcing the grants low using debug features built into the simulator (and without changing your source code or testbench) and observing that your error checking works as expected. Force example, using the debug features you can ***force*** a signal to be low causing a verification failure.

Carefully check your gate level simulation since glitches in your generated grant signals is not acceptable.

Once you are finished with the Memory Access Bus Arbiter (ARB) module, a copy your arb.v RTL code will be promoted and checked into the core database as:

proj3/tdsp/dtmf+humm/src/arb.v

It is mandatory to use *git* for source control while developing the Memory Access Bus Arbiter (ARB).

7. TDSP ASSEMBLY LANGUAGE TEST PROGRAM SPECIFICATIONS

Using your assigned bit from Project 1 & 2, you will create a TDSP assembly language test program which will meet the following specifications:

a. Variable X in data RAM located at the address which is your bit code
    i. X is initialized to 1

b. Variable Y in data RAM located at the address which is your bit code + 1
    i. Y is initialized to 0

c. Variable Z in data RAM located at the address which is your bit code + 2
    i. Z is initialized to 0

d. In a loop that executes 64 times, compute the following:
    i. $Y = X^2 + (2*Z) - 1$
    ii. $X = X + 1$
    iii. $Z = Y$

e. You will be using the SPI Test mode of the test bench for simulation; this mode monitors the output of the RCC module and stops the simulation when a '#' key is observed.
    i. For this testbench feature to work, at the end of your program you will need will emulate pressing a '#' key by writing the following sequence to the RCC module:
        1. write a spectrum that emulates "quiet tone[1]"
        2. write spectrum that emulates a '#' key
        3. write a spectrum that emulates "quiet tone"
    ii. See the code section commented 'write out calculated spectrum to "results character conversion block"' in the DTMF Receiver assembly code for an example of how to write spectrum blocks to the RCC module for analysis.
    iii. You may recall is that the RCC requires a certain amount of time to process an input spectrum. You may want to go back and review the RTL simulation waveforms from the RCC database (eda tutorial 3) to make sure determine how many cycles you need to "*wait*" between writing spectrum's to the RCC to allow the RCC block enough time to complete processing one spectrum before writing another.
        1. Hint: "*wait*" by creating a delay routine that burns instruction cycles for a predetermined amount of time.

[1] "quiet tone" is a signal with no discernable audio present, the resulting spectrum has zero energy.

Your source code will be named <logon_ID>_test.asm where (<logon_ID> is your Linux system logon ID), and to develop your assembly program, you will work in the assembler directory and use the TDSP assembler:

proj3/tdsp/asm/<logon_ID>_test.asm

To optimize the tdsp for size (silicon area), designers can drop instructions that might not be used in the end signal processing software. To support of this level of flexibility, the assembler supports a configurable instruction set. Instructions included in the tdsp are determined by parsing the tdsp RTL code with the '*getop*' program, allowing users to specifically configure the assembler to support the required instruction set.

When you checked out the database, the assembler instruction set configuration file is not included. To create this file, run the '*getop*' program in the asm directory as shown in Figure 2.



Figure 2 Running getop program to configure TDSP instruction set

Building assembly programs is done using the utility '*make*' to determine automatically which pieces of a program need to be built, and issue the appropriate commands found in the makefile to build them. Following the conventions found in the makefile (specifically tabs), add a target to build your assembly source:

proj3/tdsp/asm/Makefile

To build your assembly code, you would simply type '*make*' on the command line. Note that a makefile typically contains targets, such as '*clean*' which is used to "clean" the work area. You would invoke this target by issuing '*make clean*' on the command line.

As noted earlier, for simulation, you will use the SPI Test mode and to execute your binary within the RTL simulation environment, copy your resulting object file to *tdsp/dtmf+humm/etc/rom0.txt* before launching the simulation.

While the program executes, at a minimum you must trace the following signals to verify program operation:

a. Program Address
b. Program Data Buss
c. Program Read Strobe
d. Data Address
e. Data Buss
f. Data Read Strobe
g. Data Write Strobe
h. Accumulator (ACC)
i. Product Register (P)

It is mandatory to use *git* for source control while developing the TDSP assembly language test program.

8. NOTES ON DATABASE ORGANIZATION

There is a README file and MANIFEST file at the top level of the database:

MANIFEST.txt	Baseline listing of files checked into repository
README.txt	Brief description of database organization

You might also notice there is a naming convention used for derived files such as reports and netlists. The convention is to add an extension to the name of the file as follows:

<technology><scan?>_<tool?>

Where:

<technology>	identifies the target process technology
<scan?>	optional identifier used to indicate that the design has been processed through test insertion; would typically identify what type of test protocol used, i.e. full-scan (scan), partial-scan, LSSD, etc.
<tool?>	optional identifier used to indicate what tool produced this file
<rpt?>	optional identifier used to indicate which report is contained in this file

For example, a listing of the report files generated during the synthesis and timing analysis would be as follows:

Design Compiler logic synthesis reports:

report/dc/dtmf_recvr_core_tsmc18_dc.rpt

Design Compiler test insertion reports:

report/dc/dtmf_recvr_core_tsmc18_scan_dc.rpt

PrimeTime detail timing reports for test inserted netlist:

report/pt/dtmf_recvr_core_tsmc18_scan_pt_ct.rpt
report/pt/dtmf_recvr_core_tsmc18_scan_pt_rt.rpt
report/pt/dtmf_recvr_core_tsmc18_scan_pt_rclk.rpt
report/pt/dtmf_recvr_core_tsmc18_scan_pt_rac.rpt
report/pt/dtmf_recvr_core_tsmc18_scan_pt_rcv.rpt
report/pt/dtmf_recvr_core_tsmc18_scan_pt_rca.rpt
report/pt/dtmf_recvr_core_tsmc18_scan_pt_rdt.rpt

9. PROJECT ENGINEERING REPORT

Your Project 3 engineering report will include the following:

1. Section 1, Introduction
2. Section 2, Memory Access Bus Arbiter (ARB) module
    a. Brief Module Description
    b. arb.v RTL Source Code
    c. arb_test.v test bench Source Code
    d. Screen Shots of RTL Level Simulation Waveforms
        i. Include screen shots of Waveforms and the simulator console to indicate operation of your testbench enhancements.
    e. Screen Shots of Netlist Level Simulation Waveforms
    f. Document the following from the logic synthesis report:
        i. Total cell area for the pre-scan netlist
        ii. Total number of cells in the pre-scan netlist
        iii. Worst case timing path for the pre-scan netlist
        iv. Total cell area for the post-scan netlist
        v. Total number of cells in the post-scan netlist
        vi. Worst case timing path for the post-scan netlist
    g. Document the following from the various timing analyzer reports:
        i. Worst case timing path for the post-scan netlist
        ii. Total timing analysis coverage for the post-scan netlist
3. Section 3, DTMF Receiver core RTL Database including new Memory Access Bus Arbiter (ARB) module
    a. Screen Shots of RTL Level Simulation Log and Waveforms for HUMM and DTMF Receiver Verification Suites
    b. Screen Shots of Netlist Level Simulation Log and Waveforms for HUMM and DTMF Receiver Verification Suites
    c. Document the following from the logic synthesis report:
        i. Total cell area for the pre-scan netlist
        ii. Total number of cells in the pre-scan netlist
        iii. Worst case timing path for the pre-scan netlist
        iv. Power consumption (dynamic and leakage) for pre-scan netlist
        v. Total cell area for the post-scan netlist
        vi. Total number of cells in the post-scan netlist
        vii. Worst case timing path for the post-scan netlist
        viii. Power consumption (dynamic and leakage) for post-scan netlist
    d. Document the following from the various timing analyzer reports:
        i. Worst case timing path for the post-scan netlist
        ii. Total timing analysis coverage for the post-scan netlist
4. Section 4, TDSP Assembly Language Test Program
    a. Program Description
    b. Assembly Language Test Program Source Code
    c. Assembly Language Test Program Merged Listing

   d. Assembly Language Test Program Symbol Table
   e. Assembly Language Test Program Object File
   f. Any relevant simulator log files
   g. Screen Shots of Gate Level Simulation Waveforms showing program execution
5. Section 5, Summary and Conclusions
   a. Project Summary
   b. Conclusions including
      i. *What went well*
      ii. What didn't go well
      iii. *What did you learn*

Your Project 3 engineering report should be considered an OFFICIAL ENGINEERING REPORT, similar to an engineering report you would submit to an employer, grant review committee, or peer review committee for presentation or publication. In addition to the format specified, take note of the following:

- Sections and sub-sections will be labeled.
- Sections requiring discussion such the "Introduction", "Description", "Summary", and "Conclusions" require at least one good paragraph (or two or three) of lucid text by the author (that would be you).
- Items such as screen shots, tables, included source code, etc., must be labeled with a suitable caption.
- Items that ask you to *document the following from the suitable report* means that you will extract the appropriate information from the report and document what is requested in your Project 3 engineering report. This does not mean that you just copy the tool report into your Project 3 engineering report. If you do, the tool report must be labeled with a suitable caption AND you need to annotate the tool report such that requested item is obvious to the reader. It is inappropriate to assume that the reader is intimately familiar with your work.

Take note that significant points will be deducted for gross errors in the format, and content of your Project 3 engineering report. Points will also be deducted as necessary for gross errors in punctuation, capitalization, spelling, and grammar. Take care with the mechanics of written language as you produce your Project 3 engineering report.

10. PROJECT DATABASE COPY

Once you have completed Project 3, use the script, /classes/ee620/bin/genkit.csh, to create the project database copy for uploading to mycourses. See *mai_520_620-database-upload.pdf* for more details.

11. PROJECT GRADING

As noted earlier, the grade for this project will be based on:

1. On the timely completion of your EDA Tutorial 3 assignment.
2. On the timely completion of your Project 3 assignment.
3. On the following files uploaded to the mycourses Project 3 Report dropbox:
   a. On the Project 3 engineering report, uploaded as a PDF copy to the mycourses drop box (PDF only), due: Wednesday, December 10, 11:59 PM.
   b. arb_test.v (upload as arb_test.v.txt)
   c. arb.v (upload as arb.v.txt)
   d. <logon_ID>_test.asm (upload as <logon_ID>_test.asm.txt)
   e. On the Project 3 database copy, uploaded to the mycourses drop box, due: Wednesday, December 10, 11:59 PM.
   f. NOTE: Due to the size of the files submitted, the mycourses Project 3 Report dropbox is configured to only keep one submission, therefore if you complete 3 submissions, only the files included with the last submission are kept. However, a submission is one or more files, therefore all required Project 3 files must be uploaded simultaneously as one submission to the mycourses dropbox.

Table 1 Project 3 Grading:

EDA Tutorial 3 Score	5%
Memory Access Bus Arbiter (ARB) Score	30%
DTMF Receiver RTL database Score	10%
TDSP Assembly Language Test Program Score	25%
Project 3 Final Report Score (Including readability, grammar, spelling, format)	25%
Overall quality Score	5%
Late Deduction	0%
Graded Total	**100%**

APPENDIX

How to get rid of the black background for printing and documentation purposes:



After you copy/paste the window containing the schematic in a word file, using ALT-PRT_SCR, right click on the image and select SHOW PICTURE TOOLBAR.

Once the toolbar opens, towards the right hand side there is a command SELECT TRANSPARENT COLOR. Click on it and then click anywhere on the black background in your window. See the result below.


Virtuoso® Schematic Editing: fml_lib fml_inv1 schematic
Cmd:
Sel: 0
Tools Design Window Edit Add Check Sheet Options Migrate Help
vdc
M1
"p"
l=600.0n
w=3.6u
in1
out1
M0
"n"
l=600.0n
w=1.8u
gnd
mouse L.
M.
R.