1 Introduction

The project 3 DTMF receiver module, TDSP versions, DSP behavior algorithm are implemented using Verilog and TDSP assembly language. Finite State Machine is implemented using Verilog behaviorally. The output dma_grant is 1 in GRANTD_DMA and tdsp_grant is 1 in GRANT_TDSP and CLEAR with GRANT_TDSP being priority except in DMA_PRA state. The finite state machine test bench is created to test the TDSP_GRANT and DMA_GRANT being 1 within 1 clock period of TDSP_BREQ or DMA_BREQ. The assembly language TDSP test is implemented for # spectrum with quiet tones at the start and end.

2 Memory Access Arbiter ARB modules

(A)A Brief Module Description

Memory Access Bus Arbiter ARB module allows DMA and TDSP access to Data Sample memory. The ARB state machine diagram is implemented with IDLE, GRANT_TDSP, DMA_PRI, CELAR and GRANT_DMA states. TDSP priority is granted if both devices of tdsp_breq and dma_breq happen at the same time except in DMA_PRI state. Tdsp_grant is 1 in CLEAR and GRANT_TDSP, dma_grant is 1 in GRANT_DMA and they are zeros in other states. The bus arbiter has 25 MHz frequency, 25 MHz positive edge triggered clock and active high reset which is asynchronous.

(B)Arb .v RTL source code

```
/*
* Author: Zeyar Win
*
*/
module arb (
      reset.
      clk,
      dma_breq,
      dma_grant,
      tdsp_breq,
      tdsp_grant,
      scan_in0,
      scan en,
      scan_out0
    );
/*
```

```
* DMA/ TDSP bus arbiter
*/
input
                  // system reset
// system clock
  reset,
  clk,
  dma_breq,
                       // dma controller bus request
  tdsp_breq;
                       // tdsp bus request
output
  dma_grant,
                        // dma controller bus grant
                       // tdsp bus grant
  tdsp_grant;
input
  scan_in0,
                       // test scan mode data input
                      // test scan mode enable
  scan_en;
output
  scan_out0;
                       // test scan mode data output
`include "./include/arb.h"
reg [2:0] state;
reg [2:0] nextstate;
reg dma_grant;
reg tdsp_grant;
//clock state change
always @(state or tdsp_breq or dma_breq)
       case(state)
       `ARB_IDLE: if (tdsp_breq == 1) begin
              nextstate = `ARB_GRANT_TDSP;
              end
       //
              tdsp\_grant = 1;
              else if(dma_breq == 1 && tdsp_breq == 0)
              begin
              nextstate = `ARB_GRANT_DMA;
              end else begin
              nextstate = `ARB_IDLE;
              end
       `ARB_GRANT_TDSP:
       if (tdsp\_breq == 0)begin
```

```
nextstate = `ARB_CLEAR;
            end else begin
            nextstate= `ARB_GRANT_TDSP;
      end
      `ARB GRANT DMA:
      if (dma_breq == 0)begin
            nextstate = `ARB_CLEAR;
      end else begin
            nextstate= `ARB_GRANT_DMA;
      end
      `ARB_CLEAR:
      if (dma_breq == 1)begin
             nextstate=`ARB_DMA_PRI;
      end else if (tdsp_breq == 1) begin
            nextstate=`ARB_GRANT_TDSP;
      end else begin
            nextstate=`ARB_CLEAR;
      end
      `ARB_DMA_PRI:
      if( dma_breq ==1) begin
            nextstate=`ARB GRANT DMA;
      end
      else if (tdsp_breq == 1 && dma_breq == 0) begin
            nextstate=`ARB_GRANT_TDSP;
      end
      else if (dma_breq != 1 && tdsp_breq != 1) begin
            nextstate=`ARB_IDLE;
      end
      else begin
             nextstate=`ARB_DMA_PRI;
      end
      default: nextstate= `ARB_IDLE;
      endcase
// seq
always @(posedge clk or posedge reset)
begin: FSM_SEQ
      if (reset == 1'b1)
      begin
            state <= `ARB_IDLE;
      end
      else
      begin
```

```
state <= nextstate;</pre>
       end
end
// output
always @(posedge clk or posedge reset)
begin
      if (reset == 1'b1)
       begin
              tdsp\_grant = 1'b0;
              dma_grant = 1'b0;
       end
       else
       begin
              case(nextstate)
              `ARB_IDLE:begin
              tdsp_grant = 1'b0;
              dma_grant = 1'b0;
              end
              `ARB_GRANT_TDSP:begin
              tdsp_grant = 1'b1;
              dma\_grant = 1'b0;
              end
              `ARB_GRANT_DMA:begin
              tdsp\_grant = 1'b0;
              dma_grant = 1'b1;
              end
              `ARB_CLEAR:begin
              tdsp\_grant = 1'b1;
              dma_grant = 1'b0;
         end
              `ARB_DMA_PRI:begin
             tdsp_grant = 1'b0;
              dma\_grant = 1'b0;
         end
       endcase
```

```
end end endmodule
```

(c)arb_test.v test bench source code

```
/*
* Author: zeyar win
       Rochester, NY, USA
*/
`timescale 1ns / 1ns
module test;
wire dma_grant, tdsp_grant;
wire scan_out0;
reg clk, dma_breq, reset, tdsp_breq;
reg scan_in0, scan_en;
arb top(
     .reset(reset),
     .clk(clk),
    .dma_breq(dma_breq),
    .dma_grant(dma_grant),
    .tdsp_breq(tdsp_breq),
    .tdsp_grant(tdsp_grant),
    .scan_in0(scan_in0),
    .scan_en(scan_en),
    .scan_out0(scan_out0)
  );
reg [4: 0]
  dma_wait,
  tdsp_wait;
integer
```


```
i,
  j,
  k,
  1,
  dma_error1bit,
  tdsp_error1bit,
  dma_cnt2,
  tdsp_cnt2,
  dma_cnt,
  tdsp_cnt;
wire
  grant = dma_grant | tdsp_grant ;
initial
begin
  $timeformat(-9, 2, "ns", 16);
`ifdef SDFSCAN
  $sdf_annotate("sdf/arb_tsmc18_scan.sdf", test.top);
`endif
  clk = 1b0;
  dma\_breq = 1'b0;
  reset = 1'b0;
  tdsp\_breq = 1'b0;
  scan_in0 = 1b0;
  scan_en = 1'b0;
  dma_cnt = 0;
  tdsp\_cnt = 0;
  dma_cnt2 = 0;
  tdsp_cnt2=0;
  dma_wait = $random;
  tdsp_wait = $random;
  @(negedge clk)
  reset = 1'b1;
  repeat (2)
     @(negedge clk);
  @(negedge clk)
  reset = 1'b0;
  repeat (2)
     @(posedge clk);
  repeat (256)
  begin
     @(posedge clk)
```

```
dma_wait <= $random;</pre>
     tdsp_wait <= $random;
    fork
    // if output changes > one clock cycle #40ns of brequest high and anothor output changes to
zero,flag an error
    // use counter
         dma_request;
       tdsp_request;
         dma_check;
         tdsp_check;
    join
    repeat (4)
       @(posedge clk);
  end
  repeat (4)
     @(posedge clk);
  if (dma_cnt != tdsp_cnt)
  begin
    $display(" ** Fails simulation!");
     $display(" ** 256 Individual Bus request cycles generated,");
    $display(" ** (#tdsp grants == %d) != (#dma grants == %d)", tdsp cnt, dma cnt);
  end
  else
  begin
     $display(" ** Passes simulation!");
     $display(" ** 256 Individual Bus request cycles generated,");
    $display(" ** (#tdsp grants == %d) == (#dma grants == %d)", tdsp_cnt, dma_cnt);
  end
  $stop;
end
always #20
  clk = \sim clk;
task dma_request;
  begin
    repeat (dma_wait)
       @(posedge clk);
    dma breq \leq 1;
     $display("%t DMA Bus Request", $time);
    for (i = 0; i < (dma \ wait + tdsp \ wait + 10); i = i + 1)
       @(posedge clk)
       if (dma_grant)
        begin
          dma_cnt = dma_cnt + 1;
          i = (dma\_wait + tdsp\_wait + 10);
```


```
end
     @(posedge clk)
     dma_breq \ll 0;
    @(posedge clk);
  end
endtask
task tdsp_request;
  begin
    repeat (tdsp_wait)
       @(posedge clk);
    tdsp\_breq \le 1;
    $display("%t TDSP Bus Request", $time);
    for (j = 0; j < (dma_wait + tdsp_wait + 10); j = j + 1)
       @(posedge clk)
       if (tdsp_grant)
       begin
          tdsp\_cnt = tdsp\_cnt + 1;
         j = (dma_wait + tdsp_wait + 10);
       end
     @(posedge clk)
     tdsp\_breq \le 0;
    @(posedge clk);
  end
endtask
task dma_check;
       begin
       @(negedge tdsp_grant)
       begin
       dma_cnt2 = 0;
              for (k=0; k<50; k=k+1)
              @(posedge clk)
              begin
                     if(dma_grant != 1)
                     begin
                            dma_cnt2 = dma_cnt2 + 1;
                     //
                            $display("dma counter ", dma_cnt2);
                     end
                     else if(dma_grant == 1)
                     begin
                            k <= 50;
                     end
                     if (dma_cnt2 > 2)
                     begin
                            dma_error1bit <= 1;
                            $display( "%t DMA_GRANT ERROR", $time);
```

```
$stop;
                     end
                     @(posedge clk);
              end
       end
       end
endtask
task tdsp_check;
       begin
       @(negedge dma_grant)
       begin
              for (l=0; l<50; l=l+1)
              @(posedge clk)
              begin
                     if(tdsp_grant != 1 ) //&& dma_breq ==1)
                     begin
                            tdsp\_cnt2 = tdsp\_cnt2 + 1;
                            $display ("tdsp counter", tdsp_cnt2);
                     //
                     end
                     else if(tdsp_grant == 1)
                     begin
                            1 <= 50;
                     end
                     if (tdsp_cnt2 > 1)
                     begin
                            tdsp_error1bit <= 1;
                            $display( "%t TDSP_GRANT ERROR", $time);
                            $stop;
                     end
                     @(posedge clk);
              end
       end
       end
endtask
endmodule
```

(D) RTL level simulation waveform



(E) Net list Simulation



(F) Documents of logic synthesis report

/*

*

* Author: zeyar win

* Rochester, NY, USA

*

*/

`timescale 1ns / 1ns

module test;

```
wire dma_grant, tdsp_grant;
wire scan_out0;
reg clk, dma_breq, reset, tdsp_breq;
reg scan_in0, scan_en;
arb top(
    .reset(reset),
    .clk(clk),
    .dma_breq(dma_breq),
    .dma_grant(dma_grant),
    .tdsp_breq(tdsp_breq),
    .tdsp_grant(tdsp_grant),
    .scan_in0(scan_in0),
    .scan_en(scan_en),
    .scan_out0(scan_out0)
  );
reg [4: 0]
  dma_wait,
  tdsp_wait;
integer
  i,
```

```
j,
  k,
  1,
  dma_error1bit,
  tdsp_error1bit,
  dma_cnt2,
  tdsp_cnt2,
  dma_cnt,
  tdsp_cnt;
wire
  grant = dma_grant | tdsp_grant ;
initial
begin
  $timeformat(-9, 2, "ns", 16);
`ifdef SDFSCAN
  $sdf_annotate("sdf/arb_tsmc18_scan.sdf", test.top);
`endif
  clk = 1'b0;
  dma_breq = 1'b0;
  reset = 1'b0;
  tdsp_breq = 1'b0;
```

```
scan_in0 = 1'b0;
scan_en = 1'b0;
dma_cnt = 0;
tdsp\_cnt = 0;
dma_cnt2 = 0;
tdsp_cnt2=0;
dma_wait = $random;
tdsp_wait = $random;
@(negedge clk)
reset = 1'b1;
repeat (2)
  @(negedge clk);
@(negedge clk)
reset = 1'b0;
repeat (2)
  @(posedge clk);
repeat (256)
begin
  @(posedge clk)
  dma_wait <= $random;</pre>
  tdsp_wait <= $random;
  fork
```

```
// if output changes > one clock cycle #40ns of brequest high and anothor output changes to
zero,flag an error
    // use counter
         dma_request;
       tdsp_request;
         dma_check;
         tdsp_check;
    join
    repeat (4)
       @(posedge clk);
  end
  repeat (4)
     @(posedge clk);
  if (dma_cnt != tdsp_cnt)
  begin
    $display(" ** Fails simulation!");
    $display(" ** 256 Individual Bus request cycles generated,");
    $display(" ** (#tdsp grants == %d) != (#dma grants == %d)", tdsp_cnt, dma_cnt);
  end
  else
  begin
    $display(" ** Passes simulation!");
    $display(" ** 256 Individual Bus request cycles generated,");
    $display(" ** (#tdsp grants == %d) == (#dma grants == %d)", tdsp_cnt, dma_cnt);
```

```
end
  $stop;
end
always #20
  clk = \sim clk;
task dma_request;
  begin
    repeat (dma_wait)
       @(posedge clk);
    dma_breq <= 1;</pre>
    $display("%t DMA Bus Request", $time);
    for (i = 0; i < (dma\_wait + tdsp\_wait + 10); i = i + 1)
       @(posedge clk)
       if (dma_grant)
       begin
          dma_cnt = dma_cnt + 1;
          i = (dma\_wait + tdsp\_wait + 10);
       end
     @(posedge clk)
      dma\_breq \le 0;
    @(posedge clk);
  end
endtask
```

```
task tdsp_request ;
  begin
    repeat (tdsp_wait)
       @(posedge clk);
    tdsp_breq <= 1;
    $display("%t TDSP Bus Request", $time);
    for (j = 0; j < (dma\_wait + tdsp\_wait + 10); j = j + 1)
       @(posedge clk)
       if (tdsp_grant)
       begin
          tdsp\_cnt = tdsp\_cnt + 1;
          j = (dma\_wait + tdsp\_wait + 10);
       end
     @(posedge clk)
      tdsp\_breq \le 0;
     @(posedge clk);
  end
endtask
task dma_check;
       begin
       @(negedge tdsp_grant)
       begin
       dma_cnt2 = 0;
```

```
@(posedge clk)
              begin
                     if(dma_grant != 1 )
                     begin
                            dma_cnt2 = dma_cnt2 + 1;
                     //
                            $display("dma counter ", dma_cnt2);
                     end
                     else if(dma_grant == 1)
                     begin
                            k <= 50;
                     end
                     if (dma_cnt2 > 2)
                     begin
                            dma_error1bit <= 1;</pre>
                            $display( "%t DMA_GRANT ERROR", $time);
                            $stop;
                     end
                     @(posedge clk);
              end
       end
      end
end task \\
```

for (k=0; k<50; k=k+1)

```
task tdsp_check;
       begin
       @(negedge dma_grant)
       begin
              for (l=0; l<50; l=l+1)
              @(posedge clk)
              begin
                     if(tdsp_grant != 1 ) //&& dma_breq ==1)
                     begin
                            tdsp\_cnt2 = tdsp\_cnt2 + 1;
                            $display ("tdsp counter", tdsp_cnt2);
                     //
                     end
                     else if(tdsp_grant == 1)
                     begin
                            1 <= 50;
                     end
                     if (tdsp_cnt2 > 1)
                     begin
                            tdsp_error1bit <= 1;
                            $display( "%t TDSP_GRANT ERROR", $time);
                            $stop;
                     end
                     @(posedge clk);
              end
```


end


end


endtask


endmodule

F Synthesis report












G Various timing analyzer










3 DTMF receiver core RTL new memory access bus arbiter (ARB) modules

DTMF simulation RTL


A: screenshots of RTL level simulation log and waveforms











B: Screen shots of Netlist level simulation log and waveforms













C logic synthesis report


Pre scan total cell area and total number of cells




Worst time



Power consumption




Posts scan total cell area and number of cells




Worst timing path

Power consumption




D various timing analyzer reports

Worst case for post-scan



Total timing analysis for post-scan




4 TDSP assembly language test program

A Program Description

TDSP assembly language test program is for testing with X, Y and Z pointing to specific memory locations. In this project, specific bit codes are assigned. $Y = X^2 + (2*Z) - 1$, X = X = 1 and Z = Y operations are performed in assembly test program. If finite state machine Verilog and the test bench of assembly are implemented correctly, the # spectrum should be seen in simulation console. The DTMF_TDSP net list simulation takes about 1 hour to finish.

B Assembly language test program source code



```
two =0x2;
;larp ar0, 0x40;
waitTime =0x1E;
;REGA =0;
;LACK 0x40; 64 decmial value is stored in register A
;SACL REGA;
page0 = 0
base_page0 = 0x000;
base_page1
                     0x080 ; memory page 1
ptr =21
rcc_ptr =22
rcc_697Hz
           = (0x00e0 \& 0x07f)
rcc_770Hz
           = (0x00e1 & 0x07f)
rcc_{852Hz} = (0x00e2 \& 0x07f)
rcc_{941Hz} = (0x00e3 \& 0x07f)
rcc_{1209Hz} = (0x00e4 \& 0x07f)
rcc_{1336Hz} = (0x00e5 \& 0x07f)
rcc_1477Hz = (0x00e6 \& 0x07f)
rcc_1633Hz
              = (0x00e7 \& 0x07f)
rcc_kick= (0x00e8 & 0x07f)
```

```
= (rcc_kick - rcc_697Hz);
rcc_len
;pointer
;rc_697Hz
              = 0x7fff * fp_rc_697Hz
              = 0x7fff * fp_rc_770Hz
;rc_770Hz
;rc_852Hz
              = 0x7fff * fp_rc_852Hz
;rc_941Hz
              = 0x7fff * fp_rc_941Hz
             = 0x7fff * fp_rc_1209Hz
;rc_1209Hz
;rc_1336Hz
             = 0x7fff * fp_rc_1336Hz
            = 0x7fff * fp_rc_1477Hz
;rc_1477Hz
             = 0x7fff * fp_rc_1633Hz
;rc_1633Hz
powquiet1
                     60
                     61
powquiet2
powquiet3
                     62
powquiet4
                     63
powquiet5
                     64
powquiet6
                     65
                     66
powquiet7
powquiet8
                     67
              68
pow1 =
pow2 =
              69
pow3 =
              70
```

pow4 = 71

pow5 = 72

pow6 = 73

pow7 = 74

pow8 = 75

LACK 0

sacl powquiet1

sacl powquiet2

sacl powquiet3

sacl powquiet4

sacl powquiet5

sacl powquiet6

sacl powquiet7

sacl powquiet8

sacl pow1

sacl pow2

sacl pow3

sacl pow5

sacl pow6

sacl pow8

bss= 0x3

csa= 0x4

lack 0x07

```
sacl bss
lack 0xff
sacl csa
ZALH bss
OR csa
sacl pow4
sacl pow7
larp ar0
lark ar0,0x40
loop:
       It X ;
       тру Х
       pac
       lt Z
       mpy two
                ;loading X^2+2Z into accumulator
       apac
       sub A
            ; Y = X^2+(2*Z)-1
   SACL Y;
    LAC X;
   ADD A;
   SACL X;
                X=X+1
```

```
LACY;
    SACL Z; Z= Y
    banz loop,*-,ar0; ; use auxiliar register to loop
spectrum:
quiet: lark
               ar1,rcc_len
                                      ; length of rcc register block
                       lark
                               ar0,(rcc_697Hz+base_page1) ; starting address
                       sar
                                      ar0,rcc_ptr
                               ar0,(powquiet1+base_page0)
                       lark
                                      ar0,ptr
                       sar
quiet_l: lar
                       ar0,ptr
                       zals
                       sar
                                      ar0,ptr
                            ar0,rcc_ptr
                       lar
                               *+,ar1
                       sacl
                                      ar0,rcc_ptr
                       sar
                              quiet_I,*-,ar0 ; make quiet tone
                       banz
                                      ; length of rcc register block
quiet2: lark
               ar1,rcc_len
                              ar0,(rcc_697Hz+base_page1) ; starting address
                       lark
                       sar
                                      ar0,rcc_ptr
                               ar0,(powquiet1+base_page0)
                       lark
```

```
ar0,ptr
                      sar
quiet_2:
               lar
                              ar0,ptr
                              *+
                      zals
                                     ar0,ptr
                      sar
                      lar
                           ar0,rcc_ptr
                              *+,ar1
                      sacl
                                     ar0,rcc_ptr
                      sar
                      banz
                              quiet_2,*-,ar0 ; make quiet tone twice
               lark ar0,waitTime
wait0:
                      banz wait0,*-,ar0
                                          ;create delay
poundsign1:
                      ar1,rcc_len
                                            ; length of rcc register block
               lark
                              ar0,(rcc_697Hz+base_page1) ; starting address
                      lark
                                     ar0,rcc_ptr
                      sar
                              ar0,(pow1+base_page0)
                      lark
                                     ar0,ptr
                      sar
poundsign_1: lar
                              ar0,ptr
                      zals
                                     ar0,ptr
                      sar
                           ar0,rcc_ptr
                      lar
```

*+,ar1

ar0,rcc_ptr

sacl

sar

```
poundsign2:
                       ar1,rcc_len
                                             ; length of rcc register block
               lark
                       lark
                              ar0,(rcc_697Hz+base_page1) ; starting address
                       sar
                                      ar0,rcc_ptr
                      lark
                              ar0,(pow1+base_page0)
                                      ar0,ptr
                       sar
poundsign_2: lar
                              ar0,ptr
                       zals
                                      ar0,ptr
                       sar
                       lar
                           ar0,rcc_ptr
                      sacl
                              *+,ar1
                                      ar0,rcc_ptr
                       sar
                              poundsign_2,*-,ar0 ; make #spectrum twice
                       banz
                       lark ar0, waitTime
wait1:
                       banz wait1,*-,ar0 ;wait for 30 cycles
quiet3: lark
               ar1,rcc_len
                                      ; length of rcc register block
                       lark
                              ar0,(rcc_697Hz+base_page1) ; starting address
                                      ar0,rcc_ptr
                       sar
                              ar0,(powquiet1+base_page0)
                       lark
                       sar
                                      ar0,ptr
```

poundsign_1,*-,ar0 ; make quiet tone

banz

```
quiet_3:
               lar
                               ar0,ptr
                                *+
                        zals
                        sar
                                       ar0,ptr
                             ar0,rcc_ptr
                        lar
                        sacl
                                *+,ar1
                        sar
                                       ar0,rcc_ptr
                                quiet_3,*-,ar0 ; make quiet tone
                        banz
quiet4: lark
               ar1,rcc_len
                                       ; length of rcc register block
                                ar0,(rcc_697Hz+base_page1) ; starting address
                        lark
                                       ar0,rcc_ptr
                        sar
                        lark
                                ar0,(powquiet1+base_page0)
                                       ar0,ptr
                        sar
quiet_4:
               lar
                                ar0,ptr
                        zals
                                       ar0,ptr
                        sar
                             ar0,rcc_ptr
                        lar
                                *+,ar1
                        sacl
                        sar
                                       ar0,rcc_ptr
                        banz
                                quiet_4,*-,ar0 ; make quiet tone twice
stop:
               b stop
```

C Assembly Language Test Program Merged Listing

tdspasm, RCS v1.1.1.1

Listing for module: "zxw6805_test"

Prepared: Mon Dec 8 17:43:18 EST 2014

```
0000 7e01
                    LACK
                              1
0001 5006
                    SACL
                              Χ
0002 7e00
                    LACK
                              0
                              Υ
0003 5007
                    SACL
                              0
0004 7e00
                    LACK
                              Ζ
0005 5008
                    SACL
                    LACK
0006 7e01
                              1
0007 5009
                    SACL
                              Α
0008 7e00
                    LACK
                              0
0009 503c
                    sacl
                            powquiet1
000a 503d
                    sacl
                            powquiet2
000b 503e
                    sacl
                            powquiet3
000c 503f
                           powquiet4
                    sacl
000d 5040
                            powquiet5
                    sacl
000e 5041
                    sacl
                            powquiet6
                            powquiet7
000f 5042
                    sacl
0010 5043
                            powquiet8
                    sacl
0011 5044
                            pow1
                    sacl
0012 5045
                            pow2
                    sacl
0013 5046
                    sacl
                            pow3
0014 5048
                    sacl
                            pow5
0015 5049
                    sacl
                            pow6
0016 504b
                            8woq
                    sacl
0017 7e07
                    lack
                            0x07
0018 5003
                    sacl
                            bss
0019 7eff
                   lack
                           0xff
001a 5004
                    sacl
                            csa
001b 6503
                    ZALH
                              bss
001c 7a04
                    OR
                            csa
001d 5047
                    sacl
                            pow4
001e 504a
                    sacl
                            pow7
001f 6880
                    larp
                           ar0
                            ar0,0x40
0020 7040
                    lark
0021
              loop:
0021 4006
                    lt
                          Χ
                            Χ
0022 6d06
                    mpy
0023 7f8e
                    pac
0024 4008
                    lt
                          Ζ
0025 6d02
                    mpy
                             two
0026 7f8f
                   apac
0027 1009
                    sub
                            Α
0028 5007
                    SACL
                              Υ
0029 2006
                    LAC
                             Χ
002a 0009
                    ADD
                             Α
                              Χ
002b 5006
                    SACL
                             Υ
002c 2007
                    LAC
002d 5008
                    SACL
                              Ζ
002e f490
                    banz
                            loop,*-,ar0
002f 0021
```

```
0030
             spectrum:
0030 7108
                 quiet: lark
                               ar1,rcc_len
0031 70e0
                      lark
                              ar0,(rcc_697Hz+base_page1)
0032 3016
                              ar0,rcc ptr
                      sar
0033 703c
                     lark
                              ar0,(powquiet1+base_page0)
0034 3015
                              ar0,ptr
                      sar
0035 3815
                quiet_l: lar
                               ar0,ptr
                              *+
0036 66a8
                      zals
0037 3015
                      sar
                              ar0,ptr
0038 3816
                      lar
                             ar0,rcc_ptr
0039 50a1
                              *+,ar1
                      sacl
003a 3016
                      sar
                              ar0,rcc_ptr
003b f490
                              quiet_I,*-,ar0
                     banz
003c 0035
003d 7108
                 quiet2: lark
                                ar1,rcc_len
003e 70e0
                      lark
                              ar0,(rcc_697Hz+base_page1)
003f 3016
                     sar
                             ar0,rcc_ptr
0040 703c
                     lark
                              ar0,(powquiet1+base_page0)
0041 3015
                              ar0,ptr
                      sar
0042 3815
                quiet_2: lar
                                ar0,ptr
                              *+
0043 66a8
                      zals
0044 3015
                      sar
                              ar0,ptr
0045 3816
                             ar0,rcc_ptr
                      lar
0046 50a1
                      sacl
                              *+,ar1
0047 3016
                              ar0,rcc_ptr
                      sar
0048 f490
                              quiet 2,*-,ar0
                     banz
0049 0042
004a 701e
                      lark
                              ar0,waitTime
004b f490
                 wait0: banz
                                wait0,*-,ar0
004c 004b
004d 7108
              poundsign1: lark
                                   ar1,rcc len
004e 70e0
                      lark
                              ar0,(rcc_697Hz+base_page1)
004f 3016
                     sar
                             ar0,rcc_ptr
0050 7044
                      lark
                              ar0,(pow1+base_page0)
0051 3015
                      sar
                              ar0,ptr
0052 3815
              poundsign_1: lar
                                   ar0,ptr
0053 66a8
                      zals
0054 3015
                              ar0,ptr
                      sar
0055 3816
                      lar
                             ar0,rcc_ptr
0056 50a1
                      sacl
                              *+,ar1
0057 3016
                              ar0,rcc ptr
                      sar
0058 f490
                     banz
                              poundsign_1,*-,ar0
0059 0052
005a 7108
              poundsign2: lark
                                   ar1,rcc_len
005b 70e0
                      lark
                              ar0,(rcc_697Hz+base_page1)
005c 3016
                      sar
                              ar0,rcc ptr
005d 7044
                      lark
                              ar0,(pow1+base_page0)
005e 3015
                              ar0,ptr
                      sar
005f 3815
             poundsign_2: lar
                                  ar0,ptr
```

```
0060 66a8
                              *+
                      zals
0061 3015
                      sar
                             ar0,ptr
0062 3816
                      lar
                             ar0,rcc_ptr
0063 50a1
                              *+,ar1
                      sacl
0064 3016
                      sar
                             ar0,rcc_ptr
0065 f490
                              poundsign_2,*-,ar0
                     banz
0066 005f
0067 701e
                     lark
                             ar0,waitTime
0068
               wait1:
0068 f490
                     banz
                              wait1,*-,ar0
0069 0068
                               ar1,rcc_len
006a 7108
                 quiet3: lark
006b 70e0
                      lark
                             ar0,(rcc_697Hz+base_page1)
006c 3016
                             ar0,rcc_ptr
                     sar
006d 703c
                             ar0,(powquiet1+base_page0)
                     lark
006e 3015
                      sar
                             ar0,ptr
006f 3815
                quiet_3: lar
                               ar0,ptr
0070 66a8
                              *+
                      zals
0071 3015
                      sar
                             ar0,ptr
0072 3816
                     lar
                             ar0,rcc_ptr
0073 50a1
                      sacl
                              *+,ar1
0074 3016
                     sar
                             ar0,rcc ptr
0075 f490
                              quiet_3,*-,ar0
                     banz
0076 006f
0077 7108
                 quiet4: lark
                               ar1,rcc_len
0078 70e0
                      lark
                             ar0,(rcc_697Hz+base_page1)
0079 3016
                      sar
                             ar0,rcc ptr
007a 703c
                             ar0,(powquiet1+base_page0)
                     lark
007b 3015
                             ar0,ptr
                      sar
007c 3815
                quiet_4: lar
                               ar0,ptr
                              *+
007d 66a8
                      zals
007e 3015
                     sar
                             ar0,ptr
007f 3816
                            ar0,rcc_ptr
                     lar
0080 50a1
                     sacl
                              *+,ar1
                             ar0,rcc_ptr
0081 3016
                     sar
0082 f490
                              quiet_4,*-,ar0
                     banz
0083 007c
0084 f500
                 stop: b
                              stop
0085 0084
```

D. Assembly Language Test Program Symbol Table

tdspasm, RCS v1.1.1.1

Symbol listing for module: "zxw6805_test" Prepared: Mon Dec 8 17:43:18 EST 2014

^{* &}lt;symbol> = <hex> (<octal>) (<decimal>) <R,A>

^{*} where: R == relocatable, A == absolute

A = 0x0009 (0000011) (9) A AR0 = 0x0000 (0000000) (0)

AR0 = 0x0000 (0000000) (0) A -- predefined symbolAR1 = 0x0001 (0000001) (1) A -- predefined symbol

PA0 = 0x0000 (0000000) (0) A -- predefined symbol

PA1 = 0x0001 (0000001) (1) A -- predefined symbol PA2 = 0x0002 (0000002) (2) A -- predefined symbol

PA3 = 0x0003 (0000003) (3) A -- predefined symbol

PA4 = 0x0004 (0000004) (4) A -- predefined symbol

PA5 = 0x0005 (0000005) (5) A -- predefined symbol

PA6 = 0x0006 (0000006) (6) A -- predefined symbol

PA7 = 0x0007 (0000007) (7) A -- predefined symbol

X = 0x0006 (0000006) (6) A

Y = 0x0007 (0000007) (7) A

Z = 0x0008 (0000010) (8) A

ar0 = 0x0000 (0000000) (0) A -- predefined symbol

ar1 = 0x0001 (0000001) (1) A -- predefined symbol

base_page0 = 0x0000 (0000000) (0) A

base_page1 = 0x0080 (0000200) (128) A

bss = 0x0003 (0000003) (3) A

csa = 0x0004 (0000004) (4) A

loop = 0x0021 (0000041) (33) R

pa0 = 0x0000 (0000000) (0000000) (00000000)

pa1 = 0x0001 (0000001) (1) A -- predefined symbol

pa2 = 0x0002 (0000002) (2) A -- predefined symbol

pa3 = 0x0003 (0000003) (3) A -- predefined symbol

pa4 = 0x0004 (0000004) (4) A -- predefined symbol

pa5 = 0x0005 (0000005) (5) A -- predefined symbol<math>pa6 = 0x0006 (0000006) (6) A -- predefined symbol

pa7 = 0x0007 (0000007) (7) A -- predefined symbol

page0 = 0x0000 (0000000) (0) A

poundsign1 = 0x004d (0000115) (77) R

poundsign2 = 0x005a (0000132) (90) R

poundsign_1 = 0x0052 (0000122) (82) R

poundsign_2 = 0x005f(0000137)(95)R

pow1 = 0x0044 (0000104) (68) A

pow2 = 0x0045 (0000105) (69) A

pow3 = 0x0046 (0000106) (70) A

pow4 = 0x0047 (0000107) (71) A

pow5 = 0x0048 (0000110) (72) A

pow6 = 0x0049 (0000111) (73) A

pow7 = 0x004a (0000112) (74) A

pow8 = 0x004b (0000113) (75) A

powquiet1 = 0x003c(0000074)(60) A

powquiet2 = 0x003d(0000075)(61)A

powquiet3 = 0x003e(0000076)(62)A


powquiet4 = 0x003f(0000077)(63)A


powquiet5 = 0x0040 (0000100) (64) A

powquiet6 = 0x0041 (0000101) (65) A


```
powquiet7 = 0x0042 (0000102) (66) A
powquiet8 = 0x0043 (0000103) (67) A
   ptr = 0x0015 (0000025) (21) A
  quiet = 0x0030 (0000060) (48) R
  quiet2 = 0x003d (0000075) (61) R
  quiet3 = 0x006a (0000152) ( 106) R
  quiet4 = 0x0077 (0000167) (119) R
 quiet 2 = 0x0042 (0000102) (66) R
 quiet_3 = 0x006f (0000157) (111) R
 quiet_4 = 0x007c (0000174) (124) R
 quiet_I = 0x0035 (0000065) (53) R
rcc 1209Hz = 0x0064 (0000144) (100) A
rcc_{1336Hz} = 0x0065 (0000145) (10000145)
rcc_1477Hz = 0x0066 (0000146) (102) A
rcc_1633Hz = 0x0067 (0000147) (103) A
rcc 697Hz = 0x0060 (0000140) (96) A
rcc_770Hz = 0x0061 (0000141) (97) A
rcc_{852}Hz = 0x0062 (0000142) (98) A
rcc_{941}Hz = 0x0063 (0000143) (99) A
 rcc_kick = 0x0068 (0000150) ( 104) A
 rcc len = 0x0008 (0000010) (8) A
 rcc ptr = 0x0016 (0000026) (22) A
 spectrum = 0x0030 (0000060) (48) R
   stop = 0x0084 (0000204) (132) R
   two = 0x0002 (0000002) (2) A
  wait0 = 0x004b (0000113) (75) R
  wait1 = 0x0068 (0000150) (104) R
 waitTime = 0x001e(0000036)(30) A
```


E. Assembly Language Test Program Object File







F Simulator Log files





G screen shots of gate level simulation waveforms showing program execution





5 summary and conclusions

Summary

Overall, the finite state machine Verilog implementation is not difficult since it is simple and straight forward implementation except a few minor issues with reset and always@ code. The test bench takes time to implement since I thought about the output TDSP_GRANT and DMA_GRANT should be checked for being 1 or 0 when they are supposed to be instead of just checking them being 1 within the correct clock period cycle. One combinational and two sequential registers are created in FSM Verilog program.

The Verilog file is copied into assembly file location for simulating TDSP assembly language test program. The assembly TDSP was created and used twenty years ago. Thus, it is hard to find the example code online. DTMF_TDSP.asm is used as reference for coding. After figuring out how to add and multiply number using registers and accumulators, how to make a loop using auxiliary register and how to make spectrum with minimum time delay, the assembly program is finished with # spectrum being displayed in simulation console.

Conclusion

The project overall is about understanding rather than writing codes since most of the reference materials are available for use. Finite State Machine is commonly used in digital world. The Verilog code implementation for finite state machine is easy to find online. The test bench logic is used for making sure that TDSP_GRANT and DMA_GRANT occurring within the 1 correct clock cycle instead of them being 1 wrongly 1000 clock cycles after. The assembly language test program coding is not a lot with DTMF_TDSP assembly language reference being provided. The understanding of dual tone multiple frequency register implementation and timing delay is necessary to finish the assembly language test program.