

## EEEE-521-621-Lab1

- 1) From mycourses download on your desktop this pdf file.
- 2) The goal of this lab is to create and instantiate functional blocks that you may use during the next labs. You will create these functional blocks using the “IP Catalog”. Once created, these blocks can be instantiated in a higher level schematic, a vhd1 design file, or a verilog design file.
- 3) Start by creating a new project in your working directory: fml\_EEEE-521\_Fa16 or fml\_EEEE-621\_Fa16. The **new directory and project names** are fml\_func\_blocks. In all screen captures, you’ll see instead of fml my initials dxp. Click “File > New Project Wizard”:

**New Project Wizard**

**Directory, Name, Top-Level Entity**

What is the working directory for this project?  
C:\Users\dxp\ee\dxp\_EEEE-521-621-Fa16\dxp\_func\_blocks

What is the name of this project?  
dxp\_func\_blocks

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.  
dxp\_func\_blocks

Use Existing Project Settings...

< Back   **Next >**   Finish   Cancel   Help

- 4) Click Next twice. In the 3<sup>rd</sup> step select the proper device (5CEBA4F23C7):

New Project Wizard

### Family & Device Settings

Select the family and device you want to target for compilation.  
You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family

Family: Cyclone V (E/GX/GT/SX/SE/ST)

Devices: All

Show in 'Available devices' list

Package: Any

Pin count: Any

Core Speed grade: Any

Name filter:

☒ Show advanced devices

Target device

☐ Auto device selected by the Filter

☒ Specific device selected in 'Available devices' list

☐ Other: n/a


Available devices:

Name	Core Voltage	ALMs	Total I/Os	GPIOs	GXB Channel PMA	GXB Channel PCS	PCIe Hard I
5CEBA4F17C8	1.1V	18480	128	128	0	0	0
5CEBA4F17I7	1.1V	18480	128	128	0	0	0
5CEBA4F23C7	1.1V	18480	224	224	0	0	0
5CEBA4F23C8	1.1V	18480	224	224	0	0	0
5CEBA4U15C6	1.1V	18480	176	176	0	0	0
5CEBA4U15C7	1.1V	18480	176	176	0	0	0
5CEBA4U15C8	1.1V	18480	176	176	0	0	0
5CEBA4U15I7	1.1V	18480	176	176	0	0	0

< Back
Next >
Finish
Cancel
Help

- 5) In step 4 of 5 choose to simulate the tool ModelSim-Altera. The next tab Format(s) will automatically be set to VHDL. This setting relates to the format of the testbench, which will

have to be in one of the HDL languages even if your design is captured entirely in schematic.




The screenshot shows the 'EDA Tool Settings' window in the New Project Wizard. It contains a table for selecting EDA tools and checkboxes for running them automatically.

Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Synthesis	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	<None>	<None>	<input type="checkbox"/> Run gate-level simulation automatically after compilation
Formal Verification	<None>	<None>	
Board-Level	Active-HDL	<None>	
	Riviera-PRO	<None>	
	ModelSim	<None>	
	ModelSim-Altera	<None>	
	QuestaSim	<None>	
	Custom	<None>	
	Boundary Scan	<None>	

At the bottom, there are buttons: < Back, Next > (highlighted), Finish, Cancel, and Help.

6) Click Next and after you check your Summary to match the one below, click Finish.




The screenshot shows the 'Summary' window in the New Project Wizard, displaying the settings for the project creation.

When you click Finish, the project will be created with the following settings:


Project directory:	C:/Users/David/Desktop
Project name:	dxp_func_blocks
Top-level design entity:	dxp_func_blocks
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Design template:	n/a
Family name:	Cyclone V (E/GX/GT/SX/SE/ST)
Device:	5CEBA4F23C7
EDA tools:	
Design entry/synthesis:	<None> (<None>)
Simulation:	ModelSim-Altera (VHDL)
Timing analysis:	()
Operating conditions:	
Core voltage:	1.1V
Junction temperature range:	0-85 °C

At the bottom, there are buttons: < Back, Next >, Finish (highlighted), Cancel, and Help.


- 7) Next you create the top-level design file. Choose File > New and select block diagram / schematic file, even if you'll capture your designs later in a HDL.




- 8) Before we can save the file, we need to at least add/instantiate a component.
- 9) The first component we will create is and add/subtract unit. Click on the “Tools” drop-down menu.




- 10) In the menu, click on the “IP Catalog”. Another window pops up. Expand the library menu.




11) Select “LPM\_ADD\_SUB” under “Library → Basic Functions → Arithmetic”. Double click, and a small window pops up.



- 12) Select the HDL language in which the component will be created. You need to choose one even if you choose to use schematic only for design capture. Before clicking next, give the component the name fml\_add\_sub\_1.




- 13) In the next window choose to create an add\_sub input and keep the default 8-bit bus width.



14) In the next window both values vary and the operands are signed.


The screenshot shows the MegaWizard Plug-In Manager window for the LPM\_ADD\_SUB component. The window has a title bar "MegaWizard Plug-In Manager [page 2 of 6]" and a close button. Below the title bar is a logo and the text "LPM\_ADD\_SUB". There are two buttons: "About" and "Documentation". The window is divided into three tabs: "1 Parameter Settings", "2 EDA", and "3 Summary". The "Parameter Settings" tab is active, and it is further divided into four sub-tabs: "General", "General 2", "Ports", and "Pipelining". The "General 2" sub-tab is selected. On the left side, there is a diagram of the component "dxp\_add\_sub\_1" showing two inputs, "dataaa[7..0]" and "datab[7..0]", and one output, "result[7..0]". The inputs are labeled "A" and "B" respectively. The output is labeled "A+B/A-B". Below the diagram, there is a "Resource Usage" table showing "8 lut". On the right side, there are two sections. The first section is titled "Is the 'dataaa' or 'datab' input bus value a constant?" and has three radio buttons: "No, both values vary" (selected), "Yes, dataaa = 0", and "Yes, datab = 0". The second section is titled "Which type of addition/subtraction do you want?" and has two radio buttons: "Unsigned" and "Signed" (selected). At the bottom right, there are four buttons: "Cancel", "< Back", "Next >", and "Finish".

15) In the next window choose to create a carry and overflow outputs.





16) For now, in the next window keep the default choice of not pipelining the function.







- 17) Click next twice. Check the box next to fml\_add\_sub\_1.bsf ("Quartus Prime symbol file"). Click Finish. The component is now available for instantiation. Click on the symbol icon again, and the following menu will pop up. Click on the "... " button, navigate to your root project directory, and select the created ".bsf" file.




18) Click OK and place the component somewhere in the schematic. Now click Save and keep the default suggested name. This file is now set as the top-level entity.



19) In the Project Navigator window click on the Files tab.




20) Now, expand the fml\_add\_sub\_1.qip.



21) If you will use this component in schematic only, you simply call and instantiate it using its symbol, as you have done already. If you will use/call this component from a higher hierarchical level using VHDL or Verilog, you'll need to copy/paste and add the \*.vhd or \*.v file to that project. **Add only the \*.vhd or \*.v and NOT the \*.qip!**

22) In this lab you will continue to create and add other functional blocks to this schematic. No wiring or verification through simulation will be performed. In the following steps only relevant intermediate windows are shown. All instantiated components will be shown at the end.

23) The next component is a multiplier.



**LPM\_MULT**[About](#)[Documentation](#)1 Parameter  
Settings


2 EDA

3 Summary

General

General2

Pipelining



Resource Usage

...

Currently selected device family: Cyclone V

☒ Match project/default

## Multiplier configuration

- ☒ Multiply 'dataa' input by 'datab' input
- ☐ Multiply 'dataa' input by itself (squaring operation)

How wide should the 'dataa' input be? 8 bits

How wide should the 'datab' input be? 8 bits

How should the width of the 'result' output be determined?

- ☒ Automatically calculate the width
- ☐ Restrict the width to 16 bits

Cancel

&lt; Back

Next &gt;

Finish

**LPM\_MULT**[About](#)[Documentation](#)1 Parameter  
Settings


2 EDA

3 Summary

General

General2

Pipelining



## Datab Input

Does the 'datab' input bus have a constant value?

☒ No☐ Yes, the value is

## Multiplication Type

Which type of multiplication do you want?

☐ Unsigned☒ Signed

## Implementation

Which multiplier implementation should be used?

☒ Use the default implementation☐ Use the dedicated multiplier circuitry (Not available for all families)☐ Use logic elements

Resource Usage

...

Cancel

&lt; Back

Next &gt;

Finish

**LPM\_MULT**[About](#)[Documentation](#)1 Parameter  
Settings


2 EDA

3 Summary

General

General2

Pipelining

**Pipelining**

Do you want to pipeline the function?

☒ No☐ Yes, I want output latency of  clock cycles☐ Create an 'aclr' asynchronous clear port☐ Create a 'clken' clock enable clock**Optimization**

What type of optimization do you want?

☒ Default☐ Speed☐ Area

Resource Usage

...

Cancel

&lt; Back


Next &gt;

Finish

**LPM\_MULT**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary



Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\David\Desktop\dxp\_EEEE-521-621-Fa16\

File	Description
<input checked="" type="checkbox"/> dxp_mul_1.vhd	Variation file
<input type="checkbox"/> dxp_mul_1.inc	AHDL Include file
<input checked="" type="checkbox"/> dxp_mul_1.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxp_mul_1.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxp_mul_1_inst.vhd	Instantiation template file

Resource Usage

...


Cancel

&lt; Back


Next &gt;

Finish






24) The third component is a divider.



MegaWizard Plug-In Manager [page 1 of 4]

**LPM\_DIVIDE**

[About](#) [Documentation](#)

1 Parameter Settings

2 EDA

3 Summary

General

General 2

dxp div 1

numer[7..0] quotient[7..0]

denom[7..0] remain[7..0]

Numer is SIGNED

Denom is SIGNED

Currently selected device family: 

Cyclone V

☒ Match project/default

How wide should the 'numerator' input bus be? 

8

 bits

How wide should the 'denominator' input bus be? 

8

 bits

Numerator Representation

☐ Unsigned

☒ Signed (Two's complement)

Denominator Representation

☐ Unsigned

☒ Signed (Two's complement)

Resource Usage

...

Cancel

< Back

Next >

Finish


**LPM\_DIVIDE**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary

General

General 2



Do you want to pipeline the function?

☒ No☐ Yes, I want an output latency of  clock cycles☐ Create an Asynchronous Clear input☐ Create a Clock Enable input

Which do you wish to optimize?

☒ Default Optimization☐ Area☐ Speed

Always return a positive remainder?

☒ Yes☐ No

Resource Usage

...

Cancel

&lt; Back


Next &gt;

Finish

**LPM\_DIVIDE**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary



Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\David\Desktop\dxp\_EEEE-521-621-Fa16\

File	Description
<input checked="" type="checkbox"/> dxp_div_1.vhd	Variation file
<input type="checkbox"/> dxp_div_1.inc	AHDL Include file
<input checked="" type="checkbox"/> dxp_div_1.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxp_div_1.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxp_div_1_inst.vhd	Instantiation template file

Resource Usage


...

Cancel


&lt; Back

Next &gt;


Finish



25) The fourth component is a logical shifter. Find this under “Library → Basic Functions → Miscellaneous”.



MegaWizard Plug-In Manager [page 1 of 5]



# LPM\_CLSHIFT

AboutDocumentation

1Parameter Settings2EDA3Summary

GeneralGeneral 2Pipeline

dxp log shift

data[1..0]result[1..0]

distance

direction

LOGICAL shift

Currently selected device family: 

Cyclone V

☒ Match project/default

Which type of shifting do you wish to perform?

☒ Logical (left and right shifts pad with 0's)

☐ Arithmetic (left shift pads with 0's and right shift pads with the sign bit)

☐ Rotate

Which operating mode do you want for the shifter?

☐ Always shift left

☐ Always shift right

☒ Create a 'direction' input to allow me to do both (0 shifts left; 1 shifts right)

Cancel< BackNext >Finish

**LPM\_CLSHIFT**[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

General

General 2

Pipeline

dxp log shift

data[7..0]

result[7..0]

distance[2..0]

overflow

direction

LOGICAL shift

How wide should the 'data' input and the 'result' output buses be? 8 bits

How should the width of the 'distance' input be determined?

- ☒ Automatically calculate the width to allow the maximum possible shifting range
- ☐ Restrict the width of the shifting range to 3 bits

Do you want to generate any optional outputs?

(Available only for logical or arithmetic shifting)

- ☒ Overflow
- ☐ Underflow

Cancel

&lt; Back

Next &gt;

Finish

**LPM\_CLSHIFT**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary

General

General 2

Pipeline

dxc log shift

data[7..0]

result[7..0]

distance[2..0]

overflow

direction

LOGICAL shift

Do you want to pipeline the function?

☒ No☐ Yes, I want an output latency of  cycles☐ Create an asynchronous clear input☐ Create a dock enable input

Cancel

&lt; Back

Next &gt;

Finish



**LPM\_CLSHIFT**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary

**dxp\_log\_shift**

data[7..0] result[7..0]  
distance[2..0] overflow  
direction  
LOGICAL shift

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\David\Desktop\dxp\_EEEE-521-621-Fa16\


File	Description
<input checked="" type="checkbox"/> dxp_log_shift.vhd	Variation file
<input type="checkbox"/> dxp_log_shift.inc	AHDL Include file
<input checked="" type="checkbox"/> dxp_log_shift.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxp_log_shift.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxp_log_shift_inst....	Instantiation template file

Cancel


&lt; Back

Next &gt;


Finish



26) The fifth component is an arithmetic shifter.



MegaWizard Plug-In Manager [page 1 of 5]

 **LPM\_CLSHIFT** [About](#) [Documentation](#)

1 Parameter Settings

2 EDA

3 Summary

General

General 2

Pipeline

dxp arith shift

data[1..0] result[1..0]

distance

direction

ARITHMETIC shift

Currently selected device family: 

Cyclone V

☒ Match project/default

Which type of shifting do you wish to perform?

☐ Logical (left and right shifts pad with 0's)

☒ Arithmetic (left shift pads with 0's and right shift pads with the sign bit)

☐ Rotate

Which operating mode do you want for the shifter?

☐ Always shift left

☐ Always shift right

☒ Create a 'direction' input to allow me to do both (0 shifts left; 1 shifts right)

Cancel

< Back

Next >

Finish

**LPM\_CLSHIFT**[About](#)[Documentation](#)**1** Parameter  
Settings**2** EDA**3** Summary

General

General 2

Pipeline

dxp arith shift

data[7..0]

result[7..0]

distance[2..0]

overflow

direction

ARITHMETIC shift

How wide should the 'data' input and the 'result' output buses be? 8 bits

How should the width of the 'distance' input be determined?

☒ Automatically calculate the width to allow the maximum possible shifting range☐ Restrict the width of the shifting range to 3 bits

Do you want to generate any optional outputs?

(Available only for logical or arithmetic shifting)

☒ Overflow☐ Underflow

Cancel

&lt; Back

Next &gt;

Finish

**LPM\_CLSHIFT**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary

General

General 2

Pipeline

dxc arith shift

data[7..0]

result[7..0]

distance[2..0]

overflow

direction

ARITHMETIC shift

Do you want to pipeline the function?

☒ No☐ Yes, I want an output latency of  cycles☐ Create an asynchronous clear input☐ Create a dock enable input

Cancel

&lt; Back

Next &gt;

Finish

**LPM\_CLSHIFT**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary

**dxp\_arith\_shift**

data[7..0] result[7..0]  
distance[2..0] overflow  
direction  
ARITHMETIC shift

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\David\Desktop\dxp\_EEEE-521-621-Fa16\


File	Description
<input checked="" type="checkbox"/> dxp_arith_shift.vhd	Variation file
<input type="checkbox"/> dxp_arith_shift.inc	AHDL Include file
<input checked="" type="checkbox"/> dxp_arith_shift.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxp_arith_shift.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxp_arith_shift_inst...	Instantiation template file

Cancel


&lt; Back

Next &gt;


Finish



27) The sixth component is a rotate functional unit.



MegaWizard Plug-In Manager [page 1 of 5]

 **LPM\_CLSHIFT**

AboutDocumentation

1Parameter Settings

2EDA

3Summary

GeneralGeneral 2Pipeline

dxp\_rot

data[1..0]result[1..0]

distance

direction

ROTATE

Currently selected device family: 

Cyclone V

☒ Match project/default

Which type of shifting do you wish to perform?

☐ Logical (left and right shifts pad with 0's)

☐ Arithmetic (left shift pads with 0's and right shift pads with the sign bit)

☒ Rotate

Which operating mode do you want for the shifter?

☐ Always shift left

☐ Always shift right

☒ Create a 'direction' input to allow me to do both (0 shifts left; 1 shifts right)

Cancel

< Back

Next >

Finish




**LPM\_CLSHIFT**[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

General

General 2

Pipeline

How wide should the 'data' input and the 'result' output buses be?  bits

How should the width of the 'distance' input be determined?

- ☒ Automatically calculate the width to allow the maximum possible shifting range
- ☐ Restrict the width of the shifting range to  bits

Do you want to generate any optional outputs?

(Available only for logical or arithmetic shifting)

- ☐ Overflow
- ☐ Underflow

Cancel

&lt; Back

Next &gt;


Finish

**LPM\_CLSHIFT**[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

General

General 2

Pipeline



Do you want to pipeline the function?

☒ No☐ Yes, I want an output latency of  cycles☐ Create an asynchronous clear input☐ Create a dock enable input

Cancel

&lt; Back

Next &gt;

Finish

**LPM\_CLSHIFT**[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary

dxd\_rot

data[7..0] result[7..0]

distance[2..0]

direction

ROTATE

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\David\Desktop\dxd\_EEEE-521-621-Fa16\


File	Description
<input checked="" type="checkbox"/> dxd_rot.vhd	Variation file
<input type="checkbox"/> dxd_rot.inc	AHDL Include file
<input checked="" type="checkbox"/> dxd_rot.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxd_rot.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxd_rot_inst.vhd	Instantiation template file

Cancel


&lt; Back


Next &gt;

Finish



28) The seventh component is a 32-to-1 multiplexer.



**LPM\_MUX**[About](#)[Documentation](#)**1** Parameter  
Settings**2** EDA**3** SummaryCurrently selected device family: **Cyclone V**☒ Match project/defaultHow many 'data' inputs do you want? **32**How wide should the 'data' input and  
the 'result' output buses be? **8** bits

Do you want to pipeline the multiplexer?

☒ No☐ Yes, I want an output latency of **1** dock cycles☐ Create an asynchronous Clear input☐ Create a Clock Enable input

Resource Usage

...


Cancel

&lt; Back

Next &gt;

Finish

MegaWizard Plug-In Manager [page 3 of 3]

 **LPM\_MUX**

About

Documentation

1 Parameter Settings

2 EDA

3 Summary

dxp\_mux\_32to1

data31x[7..0]

data30x[7..0]

data29x[7..0]

data28x[7..0]

data27x[7..0]

data26x[7..0]

data0x[7..0]

sel[4..0]

result[7..0]

Resource Usage

...

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:  
C:\Users\David\Desktop\dxp\_EEEE-521-621-Fa16\


File	Description
<input checked="" type="checkbox"/> dxp_mux_32to1.vhd	Variation file
<input type="checkbox"/> dxp_mux_32to1.inc	AHDL Include file
<input checked="" type="checkbox"/> dxp_mux_32to1.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxp_mux_32to1.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxp_mux_32to1_in...	Instantiation template file

Cancel


< Back

Next >

Finish



29) The eight' component is a ROM, located under "Library → Basic Functions → On Chip Memory".








# ROM: 1-PORT

[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

General

Regs/Clen/Adrs

Mem Init



Currently selected device family: Cyclone V

☒ Match project/default

How wide should the 'q' output bus be?

8 bits

How many 8-bit words of memory?

1024 words

Note: You could enter arbitrary values for width and depth

What should the memory block type be?

☒ Auto☐ MLAB☐ M10K☐ M-RAM☐ LCs[Options...](#)

Set the maximum block depth to Auto words

What clocking method would you like to use?

☒ Single clock☐ Dual clock: use separate 'input' and 'output' clocks

Resource Usage

1 M10K

Cancel

&lt; Back

Next &gt;


Finish

**ROM: 1-PORT**[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

General

Regs/Clen/Adrs

Mem Init



Which ports should be registered?

- ☐ 'data' input port
- ☒ 'address' input port
- ☐ 'q' output port

- ☐ Create one clock enable signal for each clock signal.  
Note: All registered ports are controlled by the enable signal(s)

[More Options...](#)

- ☐ Create byte enable for port A

What is the width of a byte for byte enables?  bits

- ☐ Create an 'aclr' asynchronous clear for the registered ports
- ☐ Create a 'rden' read enable signal

[More Options...](#)

Resource Usage


1 M10K

Cancel

&lt; Back

Next &gt;

Finish



Add the fml\_rom\_1.mif file to your project directory and project.




## ROM: 1-PORT

[About](#)[Documentation](#)1 Parameter  
Settings

2 EDA

3 Summary



Resource Usage

1 M10K

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\David\Desktop\dxc\_EEEE-521-621-Fa16\


File	Description
<input checked="" type="checkbox"/> dxc_rom_1.vhd	Variation file
<input type="checkbox"/> dxc_rom_1.inc	AHDL Include file
<input checked="" type="checkbox"/> dxc_rom_1.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxc_rom_1.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxc_rom_1_inst.vhd	Instantiation template file

Cancel


&lt; Back

Next &gt;

Finish



30) The ninth component is a RAM.





# RAM: 1-PORT


[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

Widths/Blk Type/Clocks

Regs/Clock/Byte Enable/Adrs

Read During Write Option

Mem Init



Currently selected device family: Cyclone V

☒ Match project/default

How wide should the 'q' output bus be?

8 bits

How many 8-bit words of memory?

1024 words

Note: You could enter arbitrary values for width and depth

What should the memory block type be?

☒ Auto☐ MLAB☐ M10K☐ M-RAM☐ LCs[Options...](#)

Set the maximum block depth to Auto words

What clocking method would you like to use?

☒ Single clock☐ Dual clock: use separate 'input' and 'output' clocks

Resource Usage

1 M10K

Cancel

&lt; Back

Next &gt;

Finish


**RAM: 1-PORT**[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

Widths/Blk Type/Clocks

Regs/Clock/Byte Enable/Adrs

Read During Write Option

Mem Init



Which ports should be registered?

- ☒ 'data' and 'wren' input ports
- ☒ 'address' input port
- ☐ 'q' output port

- ☐ Create one clock enable signal for each clock signal.  
Note: All registered ports are controlled by the enable signal(s)

[More Options...](#)

- ☐ Create byte enable for port A

What is the width of a byte for byte enables?  bits

- ☐ Create an 'adr' asynchronous clear for the registered ports
- ☐ Create a 'rden' read enable signal

[More Options...](#)

Resource Usage

1 M10K

Cancel

&lt; Back

Next &gt;

Finish



# RAM: 1-PORT


[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

Widths/Blk Type/Clocks

Regs/Clock/Byte Enable/Adrs

Read During Write Option

Mem Init



## Single Port Read-During-Write Option

What should the q output be when reading from a memory location being written to?

New Data

- ☒ Get x's for write masked bytes instead of old data when byte enable is used

Note: Select "don't care" (x) for best performance and power. The outputs will be undefined

### Resource Usage

1 M10K

Cancel

&lt; Back

Next &gt;

Finish





# RAM: 1-PORT


[About](#)[Documentation](#)**1** Parameter Settings**2** EDA**3** Summary

Widths/Blk Type/Clocks

Regs/Clock/Byte Enable/Adrs

Read During Write Option

Mem Init

**Resource Usage**

1 M10K

Do you want to specify the initial content of the memory?

☒ No, leave it blank☐ Initialize memory content data to XX..X on power-up in simulation☐ Yes, use this file for the memory content data

(You can use a Hexadecimal (Intel-format) File [.hex] or a Memory Initialization File [.mif])

[Browse...](#)File name: 

The initial content file should conform to which port's dimensions?

PORT\_A

☐ Allow In-System Memory Content Editor to capture and update content independently of the system clock

The 'Instance ID' of this RAM is:

NONE

Cancel


&lt; Back

Next &gt;

Finish



## RAM: 1-PORT

[About](#)[Documentation](#)**1** Parameter  
Settings**2** EDA**3** Summary

Resource Usage

1 M10K

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:

C:\Users\David\Desktop\dxp\_EEEE-521-621-Fa16\


File	Description
<input checked="" type="checkbox"/> dxp_ram_1.vhd	Variation file
<input type="checkbox"/> dxp_ram_1.inc	AHDL Include file
<input checked="" type="checkbox"/> dxp_ram_1.cmp	VHDL component declaration file
<input checked="" type="checkbox"/> dxp_ram_1.bsf	Quartus Prime symbol file
<input type="checkbox"/> dxp_ram_1_inst.vhd	Instantiation template file

Cancel


&lt; Back

Next &gt;


Finish




31) You will use these components in later designs. These are synthesized based on Altera intimate knowledge of its FPGA fabric. Our goal is to evaluate various computer architectures and organizations from a system level point of view. Therefore, we will use the most efficient functional block implementations possible.



- 32) Take some time to double click and inspect the \*.vhd or \*.v files. The most important information is that related to the input / output ports. You'll need this when you'll instantiate these components in a higher hierarchical level.
- 33) Archive the project by running Project > Archive Project.



Choose not to run analysis and synthesis at this time.



- 34) Show your final schematic to the TA.
- 35) Close this project.
- 36) Write your report and upload it along with your project archives in the dropbox on mycourses, as described in the lab policy.
- 37) This concludes this week's lab.
- 38) **Grading:**
- a. 3 points for each component created correctly → 3x9=27
  - b. 3 points for submitting the report and archived project – the only time points will be given for these two items.