- 1) From mycourses download on your desktop this pdf file.
- 2) The goal of this lab is to convert your "monolithic" blocks of memory (PM and DM or MM) into a hierarchical memory blocks as follows:
 - a. Harvard:
 - i. PM → Instruction Cache and PM
 - ii. DM → Data Cache and DM.
 - iii. The two hierarchical memory blocks are identical.
 - b. Von Neumann: MM

 Unified Cache and MM.
- 3) If you don't have a working pipelined CPU, see grading scheme at the end of this document.
- 4) In the case of a cache HIT, the access time is one cycle, exactly as it was before with the monolithic memory block. However, in the case of a miss, either read or write, the block will have to be transferred into the cache. In principle, the speed penalty is as follows:
 - a. First cycle to determine that there is a miss.
 - b. Next 8(16) cycles write back the block chosen for replacement into the memory. This is only necessary if the Dirty Bit is set.
 - c. Next 8 (16) cycles read the required block into the cache.
 - d. Last cycle to repeat the access to the cache and obviously HIT and complete it.
- 5) As you will see in the attached hierarchical memory template, you may need to use two or three different clocks. These have the same frequency, but different phases: 0, 30, and 60 degrees. As you will see in this template, this clocks are necessary to sequence the data transfers between the cache and the memory, while allowing sufficient time for the control to complete its decision making process.
- 6) You can generate these clocks by going to Tools > Mega Wizard > Create a New Megafunction Variation > I/O > ALTPLL. The frequencies of the input and output clocks is 50 MHz.
- 7) The hierarchical memory is built using a combination of structural components (memory subsystem data path portion) and procedural statement (memory subsystem control unit). While the code is not long, it is still difficult to develop and debug due to necessary control. The goal is to make this hierarchical memory component a one-to-one replacement for the monolithic memory you have used so far. However, you are allowed to enhance the interface with additional signals, such as Reset, Access_Complete, etc., as you see fit and necessary.
- 8) Therefore, the only change you'll need to make to your CPU (non-pipelined or pipelined) is the ability to STALL for the number of cycles necessary to handle a miss.
- 9) The specifications of your hierarchical memory design should be inferred from the previous lab assignment.
- 10) To demonstrate that your design is working, copy/paste the current content of your *.mif file at the next 15 locations in sequence. As you'll see further below, your grade is based on demonstrating a working: Read Hit, Write Hit, Read Miss, and Write Miss. Modify the code in any way you need to be able to trigger all these events. It obviously depends on your cache specifications.


- 11) I am providing the Verilog version of the hierarchical memory for a ROM based PM. You'll have to:
 - a. Convert this to your specifications.
 - b. Harvard: create a similar one and add the write feature.
 - c. Von Neumann: add the write feature.
- 12) Your current memory doesn't need changes.
- 13) However, your cache will need to be created using the wizard again.
- 14) Once the tag memory determines a match, it generates an address that points to the respective block location in the cache. This address value concatenated with the word address field points finally to the right word in the cache.
- 15) The rest of the hierarchical memory block organization can be inferred from the cache presentation used in the lecture and lab.
- 16) If time permits, show your simulation to your TA. Note: only the TA will assign a grade.
- 17) Archive your project.
- 18) Write your report and upload it along with your archived project(s) in the dropbox on mycourses, as described in the lab policy.
- 19) This concludes this week's lab.

20) **Grading**:


- a. 12 points for demonstrating a correct Read Hit.
- b. 12 points for demonstrating a correct Write Hit.
- c. 13 points for demonstrating a correct Read Miss.
- d. 13 points for demonstrating a correct Write Miss.
- e. -10 points penalty if demonstrated with the non-pipelined FML RISC processor.

21) Operation:


- 22) The testbench holds the system in reset for approximately 6 clock periods.
- 23) After reset, it transfers the 16 words of the first block into the cache.




24) At 900 ns it is ready to output to the CPU the value of the first word, which in this case is "6a00".



25) Four cycles later the testbench, i.e. the CPU, requests a word from address 0x00f, which is still a hit because it is the last word of the first block that was brought into the cache.




26) However, one cycle later, the testbench, i.e. the CPU, requests a word from address 0x010, which is the first word of the second block that is not yet in the cache. This is obviously a miss, and thus the system transfers the second block into the cache during the next 16 cycles.




27) Finally, the system outputs the value "aaaa" at address 0x010 as a hit.


28) The synthesized circuit:





29) And the individual functional blocks:





30) Below are the same relevant screen captures from the VHDL implementation:














31) The END ;-)