

## EEEE-521-621-Lab1

- 1) From mycourses download on your desktop this pdf file.
- 2) The goal of this lab is to create and instantiate functional blocks that you may use during the next labs. You will create these functional blocks using the "IP Catalog". Once created, these blocks can be instantiated in a higher level schematic, a vhdl design file, or a verilog design file.
- 3) Start by creating a new project in your working directory: fml\_EEEE-521\_Fa16 or fml\_EEEE-621\_Fa16. The **new directory and project names** are fml\_func\_blocks. In all screen captures, you'll see instead of fml my initials dxp. Click "File > New Project Wizard":




4) Click Next twice. In the 3<sup>rd</sup> step select the proper device (5CEBA4F23C7):




5) In step 4 of 5 choose to simulate the tool ModelSim-Altera. The next tab Format(s) will automatically be set to VHDL. This setting relates to the format of the testbench, which will


have to be in one of the HDL languages even if your design is captured entirely in schematic.




6) Click Next and after you check your Summary to match the one below, click Finish.




7) Next you create the top-level design file. Choose File > New and select block diagram / schematic file, even if you'll capture your designs later in a HDL.




- 8) Before we can save the file, we need to at least add/instantiate a component.
- 9) The first component we will create is and add/subtract unit. Click on the "Tools" drop-down menu.



10) In the menu, click on the "IP Catalog". Another window pops up. Expand the library menu.




11) Select "LPM\_ADD\_SUB" under "Library → Basic Functions → Arithmetic". Double click, and a small window pops up.




12) Select the HDL language in which the component will be created. You need to choose one even if you choose to use schematic only for design capture. Before clicking next, give the component the name fml\_add\_sub\_1.




13) In the next window choose to create an add\_sub input and keep the default 8-bit bus width.




14) In the next window both values vary and the operands are signed.




15) In the next window choose to create a carry and overflow outputs.




16) For now, in the next window keep the default choice of not pipelining the function.




17) Click next twice. Check the box next to fml\_add\_sub\_1.bsf ("Quartus Prime symbol file"). Click Finish. The component is now available for instantiation. Click on the symbol icon again, and the following menu will pop up. Click on the "..." button, navigate to your root project directory, and select the created ".bsf" file.







18) Click OK and place the component somewhere in the schematic. Now click Save and keep the default suggested name. This file is now set as the top-level entity.



19) In the Project Navigator window click on the Files tab.





20) Now, expand the fml\_add\_sub\_1.qip.





21) If you will use this component in schematic only, you simply call and instantiate it using its symbol, as you have done already. If you will use/call this component from a higher hierarchical level using VHDL or Verilog, you'll need to copy/paste and add the \*.vhd or \*.v file to that project. Add only the \*.vhd or \*.v and NOT the \*.qip!


- 22) In this lab you will continue to create and add other functional blocks to this schematic. No wiring or verification through simulation will be performed. In the following steps only relevant intermediate windows are shown. All instantiated components will be shown at the end.
- 23) The next component is a multiplier.



















## 24) The third component is a divider.
















25) The fourth component is a logical shifter. Find this under "Library → Basic Functions → Miscellaneous".



















## 26) The fifth component is an arithmetic shifter.



















27) The sixth component is a rotate functional unit.


















28) The seventh component is a 32-to-1 multiplexer.













29) The eight' component is a ROM, located under "Library  $\rightarrow$  Basic Functions  $\rightarrow$  On Chip Memory".













Add the fml\_rom\_1.mif file to your project directory and project.








## 30) The ninth component is a RAM.




















31) You will use these components in later designs. These are synthesized based on Altera intimate knowledge of tis FPGA fabric. Our goal is to evaluate various computer architectures and organizations from a system level point of view. Therefore, we will use the most efficient functional block implementations possible.



- 32) Take some time to double click and inspect the \*.vhd or \*.v files. The most important information is that related to the input / output ports. You'll need this when you'll instantiate these components in a higher hierarchical level.
- 33) Archive the project by running Project > Archive Project.



Choose not to run analysis and synthesis at this time.



- 34) Show your final schematic to the TA.
- 35) Close this project.
- 36) Write your report and upload it along with your project archives in the dropbox on mycourses, as described in the lab policy.
- 37) This concludes this week's lab.
- 38) Grading:
  - a. 3 points for each component created correctly  $\rightarrow$  3x9=27
  - b. 3 points for submitting the report and archived project the only time points will be given for these two items.