

```

1  -----
2  -- VHDL code for 4:1 multiplexor
3  -- (ESD book figure 2.5)
4  -- by Weijun Zhang, 04/2001
5  --
6  -- Multiplexor is a device to select different
7  -- inputs to outputs. we use 3 bits vector to
8  -- describe its I/O ports
9  -----
10
11 library ieee;
12 use ieee.std_logic_1164.all;
13
14 -----
15
16 entity Mux is
17     port(    I3:        in std_logic_vector(2 downto 0);
18             I2:        in std_logic_vector(2 downto 0);
19             I1:        in std_logic_vector(2 downto 0);
20             I0:        in std_logic_vector(2 downto 0);
21             S:  in std_logic_vector(1 downto 0);
22             O:  out std_logic_vector(2 downto 0)
23     );
24 end Mux;
25
26 architecture behv1 of Mux is
27 begin
28     process(I3,I2,I1,I0,S)
29     begin
30
31         -- use case statement
32         case S is
33             when "00" =>    O <= I0;
34             when "01" =>    O <= I1;
35             when "10" =>    O <= I2;
36             when "11" =>    O <= I3;
37             when others =>  O <= "ZZZ";
38         end case;

```

```

39
40     end process;
41 end behv1;
42
43 architecture behv2 of Mux is
44 begin
45
46     -- use when.. else statement
47     0 <=      I0 when S="00" else
48             I1 when S="01" else
49             I2 when S="10" else
50             I3 when S="11" else
51             "ZZZ";
52
53 end behv2;

```