```
1 -----
2 -- VHDL code for 4:1 multiplexor
3 -- (ESD book figure 2.5)
4 -- by Weijun Zhang, 04/2001
6 -- Multiplexor is a device to select different
7 -- inputs to outputs. we use 3 bits vector to
8 -- describe its I/O ports
9 -----
11 library ieee;
use ieee.std_logic_1164.all;
14 -----
16 entity Mux is
     port(
           in std_logic_vector(2 downto 0);
                in std_logic_vector(2 downto 0);
        I2:
18
        I1:
                in std_logic_vector(2 downto 0);
        IO:
                in std_logic_vector(2 downto 0);
            in std_logic_vector(1 downto 0);
        S:
            out std_logic_vector(2 downto 0)
        0:
     );
24 end Mux;
_{26} architecture behv1 of Mux is
27 begin
     process (I3, I2, I1, I0, S)
     begin
29
        -- use case statement
31
        case S is
        when "00" =>
                       0 \le 10;
33
        when "01" =>
                       0 <= I1;</pre>
        when "10" =>
                       0 <= 12;
35
        when "11" =>
                       0 <= 13;
        when others => 0 <= "ZZZ";
    end case;
38
```