Λ	$\sim$	$\mathbf{r}$	$\mathbf{c}$	$c_{1}$	1	C
$\boldsymbol{\sqcap}$	CC	Ja	ъ.	ΟI	а	J

# **Developer Manual**

# Sommaire

1	Intr	roduction					
	1.1	Présentation d'Accassias					
		1.1.1 Description générale					
<b>2</b>	2 Implémentation						
	2.1	Analyse lexicale					
	2.2	Analyse syntaxique					

### Chapitre 1

### Introduction

#### 1.1 Présentation d'Accassias

#### 1.1.1 Description générale

Accassias est un outil pour l'aide à l'analyse statique de codes sources. Il est écrit dans un but d'apprentissage, à la fois pour l'étude de la programmation en C++ et la recherche automatisée de défauts logiciel.

## Chapitre 2

# Implémentation

### 2.1 Analyse lexicale

_ C	1 1 1 1 1	
	mbole lexical	Chaine
	READPOL	t_readpol
	PRINT	t_print
	CLASS	class
	NEW	new
	_FUNCTION	function
$T_{}$	IDENTIFIER	([a-z]_)*
$T_{}$	STRING	".*"
$T_{-}$	_DECLR	declr
$T_{-}$	_VARIABLE	\$
$T_{\perp}$	NUMBER	[0-9]*
T	COMMA	,
T	COMMA DOTCOMMA RIGHTBRACKET	;
T	RIGHTBRACKET	1
T	LEFTBRACKET	
T	_RIGHTBRACE	}
T	LEFTBRACE	{
	DOUBLEQUOTE	11
	RIGHTPARENTHESIS	)
- 1	LEFTPARENTHESIS	(
- 1	EQUAL	=
	ADD	+
- 1	SUB	
	DIV	<u> </u>
	MUL	*
	UNDEF	
T-	END	
T-	EDDUD - TIMD	
1_	ERROR	
T	RETURN	return
T	UP ARROW	
T_	DOWN_ARROW	
$T_{\perp}$	TAB	
$\mid T_{\perp}$	$_{ m IF}$	if
	ELSEIF	elseif
_ T_	ELSE	else
$\mathrm{T}_{\_}$		for
T_	_DO	do
	WHILE	while
T	THIS	this
T	SUP	>
T	INF	<
T	SUPEQUAL	>=
T	INFEQUAL	<=
T	SYSTEM	t system
T	FPUTS	t fputs
	_CFG_DOT	t cfg dot
T	CFG COMPUTE	t cfg compute
	01 0 001111 0 1 L	1 org compate

#### 2.2 Analyse syntaxique

```
aca ::= instruction*;
instruction ::= for_instruction | if_instruction | system_instruction
| readpol_instruction | include_instruction | print_instruction
| fputs_instruction | cfg_dot_instruction | cfg_compute_instruction
| ast_dot_instruction | return_instruction | call_instruction
| variable | variable_declaration | function_declaration | class_declaration
for_instruction ::= T_FOR T_LEFTPARENTHESIS variable T_DOTCOMMA expression T_DOTCOMMA
variable T_RIGHTPARENTHESIS bloc_instructions
if_instruction ::= T_IF T_LEFTPARENTHESIS expression T_RIGHTPARENTHESIS bloc_instructions
(T_ELSEIF T_LEFTPARENTHESIS expression T_RIGHTPARENTHESIS bloc_instructions)*
(T_ELSE bloc_instructions)?
system_instruction ::= T_SYSTEM
readpol_instruction ::= T_READPOL
include_instruction ::= T_INCLUDE
print_instruction ::= T_PRINT
fputs_instruction ::= T_FPUTS
cfg_dot_instruction ::= T_CFG_DOT
cfg_compute_instruction ::= T_CFG_COMPUTE
ast_dot_instruction ::= T_AST_DOT
return_instruction ::= T_RETURN expression T_DOTCOMMA
call_instruction ::= T_IDENTIFIER T_LEFTPARENTHESIS
((expression T_COMMA)* (expression T_COMMA))? T_RIGHTPARENTHESIS T_DOTCOMMA
variable ::= T_VARIABLE (T_IDENTIFIER | T_THIS) (T_SUB T_SUP)?
((T_LEFTBRACKET expression T_RIGHTBRACKET)? variable_affectation)
| call_instruction
variable_declaration ::= T_DECLR T_VARIABLE T_IDENTIFIER
(T_LEFTBRACKET expression T_RIGHTBRACKET)? variable_end
function_declaration ::= T_FUNCTION T_IDENTIFIER T_LEFTPARENTHESIS
(T_DECLR variable_declaration)* (T_RIGHTPARENTHESIS | T_END) bloc_instructions
class_declaration ::= T_CLASS T_IDENTIFIER bloc_classe
expression ::= term ((T_ADD | T_SUB | T_INF | T_INFEQUAL | T_SUP | T_SUPEQUAL) term)?
term ::= factor ((T_MUL | T_DIV) factor)?
factor ::= (T_NUMBER | T_STRING | T_VARIABLE | T_IDENTIFIER |
(T_LEFTPARENTHESIS expression T_RIGHTPARENTHESIS)
bloc_instructions ::= T_LEFTBRACE (for_instruction | if_instruction | system_instruction
| readpol_instruction | include_instruction | print_instruction | fputs_instruction
| cfg_dot_instruction | cfg_compute_instruction | ast_dot_instruction | return_instruction
| call_instruction | variable | variable_declaration)* (T_RIGHTBRACE | T_END)
```

 $\label{lem:variable_affectation} \textbf{ ::= T_EQUAL (T_NEW classe\_instance \mid expression)? } \textbf{ variable\_end}$ 

variable\_end ::= T\_RIGHTPARENTHESIS | T\_DOTCOMMA

 $\label{eq:bloc_classe} \verb| ::= T_LEFTBRACE (function_declaration | variable_declaration | variable)* \\ (T_END | T_RIGHTBRACE) \\$ 

classe\_instance ::= T\_IDENTIFIER