

# **RX** Family

# Parallel Data Capture Unit (PDC) Module Using

# Firmware Integration Technology

#### Introduction

This application note describes the parallel data capture unit (PDC) using firmware integration technology (FIT). This module controls the PDC to capture parallel data output by an image sensor such as a camera module. The module is referred to below as the PDC FIT module.

It should be noted that this application note is not compatible with application note "RX Family Parallel Data Capture Unit (PDC) Module Using Firmware Integration Technology" (R01AN2220).

## **Operation Confirmation Devices**

The following is a list of devices that are currently supported by this API:

- RX64M
- RX71M
- RX651, RX65N
- RX66N
- RX72M
- RX72N

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

### **Target Compilers**

- Renesas Electronics C/C++ Compiler Package for RX Family
- GCC for Renesas RX
- IAR C/C++ Compiler for Renesas RX

For details of the confirmed operation contents of each compiler, refer to "6.1 Operation Confirmation Environment".

#### **Related Documents**

- RX Family Board Support Package Module Using Firmware Integration Technology (R01AN1685)
- RX Family DMA Controller DMACA Control Module Using Firmware Integration Technology (R01AN2063)
- RX Family DTC Module Using Firmware Integration Technology (R01AN1819).

(THE latest version can be downloaded from the Renesas Electronics website.)

# Contents

1.	0	verview	3
1.1	1	About the PDC FIT Module	3
1.2	2	API Overview	4
2.	Δ	PI Information	
<b>د.</b> 2.′		Hardware Requirements	
2.2		Software Requirements	
2.3		Supported Toolchain	
2.4		Interrupt Vector	
2.		Header Files	
2.0		Integer Types	
2.7		Compile Settings	
2.8		Code Size	
2.9		Arguments	
		Return Values	
		Callback Functions	
		Adding the FIT Module to Your Project	
		"for", "while" and "do while" statements	
3.	Α	PI Functions	
3.1	1	R_PDC_Open()	
3.2	2	R_PDC_Close()	
3.3	3	R_PDC_Control()	22
3.4	4	R_PDC_GetFifoAddr()	34
3.	5	R_PDC_GetVersion()	37
4.	Pi	in Setting	38
5.	Н	ow to Use	
5.′		API Usage Example	
	5.1	.1 Example Operation Flowcharts	39
6.	Α	ppendices	40
6.		Operation Confirmation Environment	
6 4	2	Troublesheeting	45

#### 1. Overview

The PDC provides functionality for communicating with an external I/O device such as an image sensor and transferring parallel data, such as image data, output by the external I/O device to the on-chip RAM or an external address space (CS area or SDRAM area), via the DTC or DMAC. Figure 1.1 shows an overview of the PDC.




Figure 1.1 Overview of PDC

#### Limitations

This module utilizes the hardware locking function of the r\_bsp.

### 1.1 About the PDC FIT Module

This module is used by embedding it in a project as an API. For information on how to embed the module, see 2.11, Adding the FIT Module to Your Project.

#### **Notes**

The endianness of the PDC FIT module switches automatically to match the endian setting of the compiler.

It is not possible to acquire image data from an image sensor using this module alone. The DMAC or DTC is used to transfer data to the memory, so refer to the manual of the corresponding FIT module and embed the FIT module in your project. You must prepare an initialization program for the image sensor and make settings yourself. For information on image sensor settings, contact the sensor manufacturer.

For information on the hardware lock function of r\_bsp, see 2.17, Atomic Locking, in application note "RX Family Board Support Package Module Using Firmware Integration Technology" (R01AN1685).

# 1.2 API Overview

Table 1.1 lists the API functions included in the PDC FIT module.

Table 1.1 API Functions

Function	Description
R_PDC_Open	This function initializes the PDC FIT module.
R_PDC_Close	This function ends PDC operation and puts the PDC into the module stop state.
R_PDC_Control	This function performs processing according to control codes.
R_PDC_GetFifoAddr	This function gets the FIFO address of the PDC.
R PDC GetVersion	This function returns the API version number.

#### 2. API Information

The API function of the PDC FIT module adhere to the Renesas API naming standards.

## 2.1 Hardware Requirements

The microcontroller used must support the following functions:

- PDC
- DTC
- DMAC

## 2.2 Software Requirements

This FIT module is dependent upon the following package:

Renesas Board Support Package (r bsp) Rev.5.20 or higher

# 2.3 Supported Toolchain

This FIT module is tested and working with toolchains listed in 6.1 Operation Confirmation Environment.

## 2.4 Interrupt Vector

When the R\_PDC\_Open function is executed, the PCDFI, PCFEI, and PCERI interrupts are enabled according to the parameter values.

Table 2.1 lists the interrupt vector used in the PDC FIT Module.

Table 2.1 Interrupt Vector Used in the PDC FIT Module

ı	Device	Interrupt Vector
RX64M		PCDFI interrupt (vector no.: 97)
RX65N		GROUPBL0 interrupt (vector no.: 110)
RX66N		<ul> <li>PCFEI interrupt (group interrupt source no.: 30)</li> </ul>
RX71M		<ul> <li>PCERI interrupt (group interrupt source no.: 31)</li> </ul>
RX72M		
RX72N		

#### 2.5 Header Files

All API calls and their supporting interface definitions are located in r\_pdc\_rx\_if.h.

# 2.6 Integer Types

This project uses ANSI C99. These types are defined in stdint.h.

#### 2.7 **Compile Settings**

The configuration option settings of this module are located in r\_pdc\_rx\_config.h. The option names and setting values are listed in the table below:

#### Configuration options in r\_pdc\_rx\_config.h

PDC CFG PCKO DIV

Note: The default value is "2".

Set the PCKO frequency division ratio select bits in PDC control register 0 (PCCR0) according to the specified frequency division ratio. The parallel data transfer clock output (PCKO) operating frequency is the clock source, peripheral module clock B (PCLKB), divided by this setting value. The available setting values are 2, 4, 6, 8, 10, 12, 14, and 16. Specifying a value other than the preceding will result in an error at compile time.

Note: The operating frequency range is 1 to 30 MHz, but the optimum value at which operation is possible under the specifications of the image sensor (camera module) used should be specified.

#### 2.8 Code Size

The code size estimates for the supported toolchains (listed in section 2.3) assume optimization level 2 and optimization prioritizing code size. The ROM size (code and constants) and RAM size (global data) are determined by the configuration options specified in the module's configuration header file at build time.

The values in the table below are confirmed under the following conditions.

Module Revision: r pdc rx rev2.06

Compiler Version: Renesas Electronics C/C++ Compiler Package for RX Family V3.03.00

(The option of "-lang = c99" is added to the default settings of the integrated development environment.)

GCC for Renesas RX 8.3.0.202102

(The option of "-std=gnu99" is added to the default settings of the integrated development environment.)

IAR C/C++ Compiler for Renesas RX version 4.20.1

(The default settings of the integrated development environment.)

Configuration Options: Default settings

	ROM, RAM and Stack Code Sizes						
Device Category Memory Used Renesas Compiler GCC IAR Compiler							
					RX72N	ROM	2069 bytes
	RAM	17 bytes	20 bytes	17 bytes			
	STACK *1	152 bytes	-	204 bytes			

Note1. The sizes of maxmum usage stack of Interrupts functions is included.

### 2.9 Arguments

The structures and enumerated types used as arguments for the API functions are listed below. The API functions and their prototype declarations are located in r\_pdc\_rx\_if.h.

```
/* Interrupt priority level control */
typedef struct st pdc int priority data cfg
                                             /* PCDFI interrupt priority level */
    uint8 t pcdfi level;
    uint8_t groupb10_level;
                                            /* GROUPBL0 interrupt priority level */
} pdc_ipr_dcfg_t;
/* Interrupt controller (ICUA) PDC interrupt enable/disable */
typedef struct st pdc inticu data cfg
                                               /* Frame-end interrupt request enabled */
    bool pcfei ien;
                                               /* Error interrupt request enabled */
    bool pceri ien;
    bool pcdfi ien;
                                               /* Receive data-ready interrupt request enabled */
} pdc_inticu_dcfg_t;
/* PDC interrupt enable/disable */
typedef struct st_pdc_intpdc_data_cfg
    bool dfie ien;
                                               /* Receive data-ready interrupt request enabled */
    bool feie_ien;
                                               /* Frame-end interrupt request enabled */
    bool ovie ien;
                                              /* Overrun interrupt request enabled */
    bool udrie_ien;
                                              /* Underrun interrupt request enabled */
                                             /* Vertical line count setting error interrupt request enabled */
    bool verie_ien;
    bool herie_ien;
                                              /* Horizontal byte count setting error interrupt request enabled */
} pdc_intpdc_dcfg_t;
/* Capture position specification */
typedef struct st_pdc_position_data_cfg
    uint16 t vst position;
                                               /* Vertical capture start line position */
    uint16 t hst position;
                                               /* Horizontal capture start byte position */
} pdc_pos_dcfg_t;
/* Capture size specification */
typedef struct st_pdc_size_data_cfg
    uint16_t vsz_size;
                                               /* Vertical capture size */
                                               /* Horizontal capture size */
    uint16_t hsz_size;
} pdc_size_dcfg_t;
```

```
/* PDC settings */
typedef struct st pdc data cfg
   /* Interrupt setting update select */
} pdc data cfg t;
/* Copy of PDC status register (PCSR) */
typedef struct st pdc data cfg
                                             /* PDC operating status (FBSY flag) */
   bool
              frame_busy;
   bool
                                             /* FIFO status (FEMPF flag) */
              fifo empty;
         frame_end;
overrun;
    bool
                                             /* Frame-end (FEF flag) */
   bool
                                            /* Overrun (OVRF flag) */
                                            /* Underrun (UDRF flag) */
              underrun;
   bool
                                            /* Vertical line count setting error (VERF flag) */
   bool
              verf error;
   bool herf error;
                                            /* Horizontal byte count setting error (HERF flag) */
} pdc_pcsr_stat_t;
/* Copy of PDC pin monitor status register (PCMONR) */
typedef struct st_pdc_data_cfg
   bool
bool
                                              /* VSYNC signal status (VSYNC flag) */
              vsync;
                                              /* HSYNC signal status (HSYNC flag) */
              hsync;
} pdc pcmonr stat t;
/* PDC status */
typedef struct st_pdc_data_cfg
   } pdc_stat t;
/* R PDC Control control codes */
typedef enum e pdc command
    PDC CMD CAPTURE START = 0,
                                            /* Start PDC capture */
   PDC CMD CHANGE POS AND SIZE,
                                            /* Change PDC capture position and capture size */
   PDC CMD STATUS GET,
                                            /* Get PDC status */
   PDC CMD STATUS CLR,
                                            /* Clear PDC status */
                                             /* PDC interrupt setting */
    PDC CMD SET INTERRUPT,
    PDC CMD DISABLE,
                                             /* Disable PDC receive operation */
                                             /* Enable PDC receive operation */
    PDC CMD ENABLE,
    PDC CMD RESET
                                             /* PDC reset */
} pdc command t;
```

```
/* Pointers to callback functions */
typedef struct
           (*pcb receive data ready) (void *); /* Pointer to callback function when receive data-ready
    void
                                                       interrupt occurs */
    void (*pcb_frame_end)(void *);
                                                   /* Pointer to callback function when PDC FIFO is empty
                                                       after frame-end interrupt occurs */
                                                   /* Pointer to callback function when overrun error,
    void (*pcb error)(void *);
                                                       underrun error, vertical line count setting error, or
                                                       horizontal byte count setting error occurs */
}pdc cb t;
/* Callback function call source event code */
typedef enum
    PDC_EVT_ID_DATAREADY = 0, /* Receive data-ready interrupt occurred. */
   }pdc cb event t;
/* Argument passed to callback function */
typedef struct
    pdc_cb_event_t event id;
                                 /* Event code of callback function call source */
```

}pdc cb arg t;

### 2.10 Return Values

The return values of the API functions are shown below. This enumerated type and the API function prototype declarations are located in r\_pdc\_rx\_if.h.

```
/* Function return values */
                                   /* PDC API error codes */
typedef enum e pdc return
    PDC SUCCESS = 0,
                                   /* Processing finished successfully.*/
                                   /* PDC module initialized. Initialization function R PDC Open has been run. */
    PDC ERR OPENED,
    PDC ERR NOT OPEN,
                                  /* PDC module uninitialized. R_PDC_Open has not been run. */
    PDC_ERR_INVALID_ARG,
                                  /* Invalid argument input. */
    PDC_ERR_INVALID_COMMAND, /* Command is invalid. */
                                 /* Argument pointer value was NULL. */
    PDC ERR NULL_PTR,
    PDC ERR LOCK FUNC,
                                  /* PDC resource is in use by another process. */
                                  /* Module internal error detected. */
    PDC ERR INTERNAL,
    PDC_ERR_RST_TIMEOUT
                                  /* PDC reset was not canceled even after the specified amount of time elapsed. */
    PDC ERR ONGOING
                                   /* Operations for reception are ongoing. */
} pdc_return_t;
```

#### 2.11 **Callback Functions**

(1) Receive Data-Ready Interrupt (PCDFI) and Frame-End Interrupt (PCFEI) Callback Functions When a receive data-ready interrupt (PCDFI) occurs, or when the FIFO becomes empty after a frame-end interrupt (PCFEI) occurs, the PDC FIT module calls a callback function.

The R PDC Open function is used to specify the callback function. For details, see 3.1, R PDC Open().

When a receive data-ready interrupt occurs, the PDC FIT module calls the receive data-ready interrupt callback function. However, if the DMAC is selected for data transfer, you should set the PCDFI interrupt priority level to 0 so that no callback function is called.

When a frame-end interrupt occurs, the PDC FIT module stands by until the DTC or DMAC has transferred all the data in the FIFO of the PDC (until the FIFO of the PDC is empty). When it is confirmed that the FIFO of the PDC is empty, PDC operation is disabled, the frame-end flag is cleared to 0, and the PDC FIT module calls the frame-end interrupt callback function. Note that if an underrun occurs before the FIFO of the PDC becomes empty, the frame-end flag is cleared to 0, and the error callback function is called. Also, if the FIFO of the PDC is not empty even after the specified amount of time has elapsed, the frame-end flag is cleared to 0. and the timeout callback function is called.

When the callback function is called, the variable stored for the constant listed in Table 2.2 is passed as an argument. If an argument will be used outside the callback function, it should be copied to a global variable, or the like.

When the callback function is called as described above, group interrupt (GROUPBL0) requests should first be enabled, and then PCFEI interrupt requests, receive data-ready interrupt requests, and frame-end interrupt requests should be enabled by means of arguments passed when the R PDC Open function is run. For details, see 3.1, R PDC Open().

Table 2.2 Callback Function Arguments when Receive Data-Ready Interrupt or Frame-End Interrupt

Variable Definition	Description
PDC_EVT_ID_DATAREADY	A receive data-ready interrupt occurred.
PDC_EVT_ID_FRAMEEND	A frame-end interrupt occurred.
PDC_EVT_ID_TIMEOUT	The standby time elapsed but the FIFO did not become empty.

#### (2) Callback Function when Errors Occur

When an overrun, underrun, vertical line count setting error, or horizontal byte count setting error occurs, the PDC FIT module calls a callback function.

The R\_PDC\_Open function is used to specify the callback function. For details, see 3.1, R\_PDC\_Open().

When an error interrupt occurs, the PDC FIT module stops PDC operation and then calls the callback function with the argument PDC\_EVT\_ID\_ERROR. After this, it confirms in order whether or not an overrun, underrun, vertical line count setting error, or horizontal byte count setting error has occurred. If an error has occurred, it calls the callback function. When the callback function finishes, the error flag corresponding to the error that occurred is cleared to 0 and checking resumes to determine if the next error type has occurred.

When the callback function is called with the argument PDC\_EVT\_ID\_ERROR, make sure that at the start of processing the DTC or DMAC data transfer processing is disabled.

When the callback function is called, the variable stored for the constant listed in Table 2.3 is passed as an argument. If an argument will be used outside the callback function, it should be copied to a global variable, or the like.

When the callback function is called as described above, group interrupt (GROUPBL0) requests should first be enabled, and then PCERI interrupt requests, overrun interrupt requests, underrun interrupt requests, vertical line count setting error interrupt requests, and horizontal byte count setting error interrupt requests should be enabled by means of arguments passed when the R\_PDC\_Open function is run. For details, see 3.1, R\_PDC\_Open().

Table 2.3	Callback Function A	Arguments when	Errors Occurs
-----------	---------------------	----------------	---------------

Variable Definition	Description
PDC_EVT_ID_ERROR	Error interrupt occurred.
PDC_EVT_ID_OVERRUN	Overrun error occurred.
PDC_EVT_ID_UNDERRUN	Underrun error occurred.
PDC_EVT_ID_VERTICALLINE	Vertical line count setting error occurred.
PDC_EVT_ID_HORIZONTALBYTE	Horizontal byte count setting error occurred.

### 2.12 Adding the FIT Module to Your Project

This module must be added to each project in which it is used. Renesas recommends using "Smart Configurator" described in (1) or (3). However, "Smart Configurator" only supports some RX devices. Please use the methods of (2) or (4) for unsupported RX devices.

- (1) Adding the FIT module to your project using "Smart Configurator" in e<sup>2</sup> studio By using the "Smart Configurator" in e<sup>2</sup> studio, the FIT module is automatically added to your project. Refer to "Renesas e<sup>2</sup> studio Smart Configurator User Guide (R20AN0451)" for details.
- (2) Adding the FIT module to your project using "FIT Configurator" in e<sup>2</sup> studio By using the "FIT Configurator" in e<sup>2</sup> studio, the FIT module is automatically added to your project. Refer to "Adding Firmware Integration Technology Modules to Projects (R01AN1723)" for details.
- (3) Adding the FIT module to your project using "Smart Configurator" on CS+ By using the "Smart Configurator Standalone version" in CS+, the FIT module is automatically added to your project. Refer to "Renesas e² studio Smart Configurator User Guide (R20AN0451)" for details.
- (4) Adding the FIT module to your project in CS+ In CS+, please manually add the FIT module to your project. Refer to "Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)" for details.

# 2.13 "for", "while" and "do while" statements

In this module, "for", "while" and "do while" statements (loop processing) are used in processing to wait for register to be reflected and so on. For these loop processing, comments with "WAIT\_LOOP" as a keyword are described. Therefore, if user incorporates fail-safe processing into loop processing, user can search the corresponding processing with "WAIT\_LOOP".

The following shows example of description.

```
while statement example :
/* WAIT_LOOP */
while(0 == SYSTEM.OSCOVFSR.BIT.PLOVF)
{
    /* The delay period needed is to make sure that the PLL has stabilized. */
}

for statement example :
/* Initialize reference counters to 0. */
/* WAIT_LOOP */
for (i = 0; i < BSP_REG_PROTECT_TOTAL_ITEMS; i++)
{
    g_protect_counters[i] = 0;
}

do while statement example :
/* Reset completion waiting */
do
{
    reg = phy_read(ether_channel, PHY_REG_CONTROL);
    count++;
} while ((reg & PHY_CONTROL_RESET) && (count < ETHER_CFG_PHY_DELAY_RESET)); /*
WAIT_LOOP */</pre>
```

### 3. API Functions

# 3.1 R\_PDC\_Open()

This function initializes the PDC FIT module. It must be run before using the other API functions.

#### **Format**

#### **Parameters**

\*p\_data\_cfg

Pointer to PDC settings data structure

Members of Referenced pdc data cfg t Structure and Their Setting Values

Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

Structure Member	Summary	Setting Value	Setting Target Register	Setting Description
priority.pcdfi_level	PCDFI interrupt priority level	8-bit data 00h to 0Fh	ICU.IPR097.IPR	Sets the receive data-ready interrupt (PCDFI) priority level.
priority.groupbl0_level	GROUPBL0 interrupt priority level	8-bit data 00h to 0Fh	ICU.IPR110.IPR	Sets the fame-end interrupt and error interrupt priority level.
inticu_req.pcdfi_ien	PCDFI interrupt enabled	false	ICU.IER0C.IEN1	Disables interrupt requests for the receive data-ready interrupt (PCDFI).
		true	_	Enables interrupt requests for the receive data-ready interrupt (PCDFI).
inticu_req.pcfei_ien	PCFEI interrupt	false	ICU.GRPBL0.EN30	Disables interrupt requests for the frame-end interrupt (PCFEI).
	enabled	true	_	Enables interrupt requests for the frame-end interrupt (PCFEI).
inticu_req.pceri_ien	PCERI interrupt	false	ICU.GRPBL0.EN31	Disables interrupt requests for the error interrupt (PCERI).
	enabled	true	_	Enables interrupt requests for the error interrupt (PCERI).
intpdc_req.dfie_ien	Receive data- ready interrupt	false	PCCR0.DFIE	Disables receive data-ready interrupt requests.
	request	true	_	Enables receive data-ready interrupt requests.
intpdc_req.feie_ien	Frame-end interrupt	false	PCCR0.FEIE	Disables frame-end interrupt requests.
	request	true	_	Enables frame-end interrupt requests.
intpdc_req.ovie_ien	Overrun interrupt	false	PCCR0.OVIE	Disables overrun interrupt requests.
	request	true	_	Enables overrun interrupt requests.
intpdc_req. udrie_ien	Underrun interrupt	false	PCCR0.UDRIE	Disables underrun interrupt requests.

Structure Member	Summary	Setting Value	Setting Target Register	Setting Description
	request	true	•	Enables underrun interrupt requests.
intpdc_req. verie_ien	Vertical line count setting	false	PCCR0.VERIE	Disables vertical line count setting error interrupt requests.
	error interrupt request	true	-	Enables vertical line count setting error interrupt requests.
intpdc_req. herie_ien	Horizontal byte count	false	PCCR0.HERIE	Disables horizontal byte count setting error interrupt requests.
	setting error interrupt request	true	-	Enables horizontal byte count setting error interrupt requests.
vps_select	VSYNC signal polarity select	PDC_VSYNC_ SIGNAL_POLA RITY_HIGH	PCCR0.VPS	VSYNC signal is high-active.
		PDC_VSYNC_ SIGNAL_POLA RITY_LOW	-	VSYNC signal is low-active.
hps_select	HSYNC signal polarity select	PDC_HSYNC_ SIGNAL_POLA RITY_HIGH	PCCR0.HPS	HSYNC signal is high-active.
		PDC_HSYNC_ SIGNAL_POLA RITY_LOW	-	HSYNC signal is low-active.
capture_pos.vst_position	Vertical capture start line position	12-bit data 0000h to 0FFEh	VCR.VST	Vertical capture start line position
capture_pos.hst_position	Horizontal capture start line position	12-bit data 0000h to 0FFBh	HCR.HST	Horizontal capture start line position
capture_size.vsz_size	Vertical capture size	12-bit data 0001h to 0FFFh	VCR.VSZ	Vertical capture line count
capture_size.hsz_size	Horizontal capture size	12-bit data 0004h to 0FFFh	HCR.HSZ	Horizontal capture byte count
p_callback.pcb_receive _data_ready	Pointer to callback function when PCDFI	other than NULL/ FIT_NO_FUNC	None	The callback function at the address indicated by the pointer runs when a receive data-ready interrupt occurs.
	interrupt occurs	NULL/ FIT_NO_FUNC		The callback function does not run even when the source occurs.
p_callback.pcb_frame _end	Pointer to callback function when PCFEI interrupt	other than NULL/ FIT_NO_FUNC	None	The callback function at the address indicated by the pointer runs when the FIFO becomes empty after a frame-end interrupt occurs.
	occurs	NULL/ FIT_NO_FUNC		The callback function does not run even when the source occurs
p_callback.pcb_error	Pointer to callback function when PCERI interrupt occurs	other than NULL/ FIT_NO_FUNC	None	The callback function at the address indicated by the pointer runs when an error interrupt occurs and when an overrun, underrun, vertical line count setting error, or horizontal byte count setting error occurs.

Structure Member	Summary	Setting Value	Setting Target Register	Setting Description
		NULL/ FIT NO FUNC		The callback function does not
		FII_NO_FUNC		run even when the source occurs.

#### **Return Values**

PDC_SUCCESS	/* Processing finished successfully. */
PDC_ERR_OPENED	/* R_PDC_Open has already been run. */
PDC_ERR_INVALID_ARG	/* Parameter values in PDC setting information are invalid. */
PDC_ERR_NULL_PTR	/* Argument p_data_cfg is a NULL pointer. */
PDC_ERR_LOCK_FUNC	/* The PDC has already been locked by another process. */
$PDC\_ERR\_INTERNAL$	/* A module internal error was detected. */
PDC_ERR_RST_TIMEOUT	/* PDC reset was not canceled even after the specified amount of time elapsed. */

#### **Properties**

The declaration is located in r\_pdc\_rx\_if.h.

#### Description

The following processing is performed to initialize the PDC:

- Locks the PDC hardware resource using the r bsp hardware locking function.
- Cancels PDC module stop state.
- Registers the callback functions to be called when interrupts used by the PDC occur.
- Makes settings for interrupts used by the PDC.
  - Interrupt settings are made for the receive data-ready interrupt (PCDFI), frame-end interrupt (PCFEI), and error interrupt (PCERI).
- Stops PDC receive operation.
  - Sets the PCE bit in PDC control register 1 (PCCR1) to "receive operation disabled."
- Specifies the clock for parallel data transfer clock output (PCKO).
  - Sets the PCKDIV bits in PDC control register 0 (PCCR0) to specify the clock.
  - Specifies the parallel data transfer clock output (PCKO) setting value according to the value of PDC CFG PCKO DIV in r pdc rx config.h.
- Starts supply of parallel data transfer clock output (PCKO).
  - Sets the PCKOE bit in PDC control register 0 (PCCR0) to "PCKO output enabled."
- Enables PIXCLK input (PCCR0.PCKE).
  - Sets the PCKE bit in PDC control register 0 (PCCR0) to "PIXCLK input enabled."
- Resets the PDC (PCCR0.PRST).
  - Starts initialization of the internal state of the PDC and of the PDC reset target registers.
- Makes vertical and horizontal capture range settings (VCR and HCR settings).
- Makes polarity settings for VSYNC and HSYNC signals (VPS and HPS).
- Makes interrupt enable/disable settings (DFIE. FEIE, OVIE, UDRIE, VERIE, and HERIE).
- Makes endianness setting (EDS).

### **Example**

In the sample code two bytes are used to represent each dot of the image sensor output, so the horizontal dot count for the horizontal capture position and size is set to twice the actual value. The setting value should be modified as necessary to match the output characteristics of the actual image sensor used.

#### Case 1: Capturing image at VGA (640 × 480) resolution

```
#include "platform.h"
#include "r pdc rx if.h"
/* Error code of PDC FIT API */
volatile pdc return t ret pdc;
/* Setting values of PDC operation */
pdc data cfg t
                             data pdc;
   Set the value 0 to PCDFI interrupt priority when using DMAC
   Set the value 1-15 to PCDFI interrupt priority level when using DTC
data pdc.priority.pcdfi level = 0;
/* Set the values 1-15 to GROUPBL0 interrupt priority level */
data pdc.priority.groupbl0 level = 2;
/* PCDFI interrupt request in ICU is enabled */
data pdc.inticu reg.pcdfi ien = true;
/* PCFEI interrupt request in ICU is enabled */
data pdc.inticu req.pcfei ien = true;
/* PCERI interrupt request in ICU is enabled */
data pdc.inticu req.pceri ien = true;
/* Generation of receive data ready interrupt requests is enabled */
data_pdc.intpdc_req.dfie_ien = true;
/* Generation of frame end interrupt requests is enabled */
data pdc.intpdc req.feie ien = true;
/* Generation of overrun interrupt requests is enabled */
data pdc.intpdc req.ovie ien = true;
/* Generation of underrun interrupt requests is enabled */
data pdc.intpdc req.udrie ien = true;
/* Generation of vertical line number setting error interrupt requests is enabled */
data_pdc.intpdc_req.verie_ien = true;
/* Generation of horizontal byte number setting error interrupt requests is enabled */
data pdc.intpdc req.herie ien = true;
/* VSYNC signal is active LOW */
data pdc.vps select = PDC VSYNC SIGNAL POLARITY LOW;
/* HSYNC signal is active HIGH */
data_pdc.hps_select = PDC HSYNC SIGNAL POLARITY HIGH;
/* Capture from 0 pixel of vertical direction */
data_pdc.capture_pos.vst_position = 0;
/* Capture from 0 pixel of horizontal direction */
data pdc.capture pos.hst position = 0;
/* Capture 480 pixels in vertical direction */
data_pdc.capture_size.vsz_size = 480;
/* Capture 640 pixels in horizontal direction */
data_pdc.capture_size.hsz_size = (640 * 2);
/* Pointer to PCDFI interrupt callback function */
data_pdc.p_callback.pcb_receive_data_ready = (void (*) (void *)) pcdfi_callback;
/* Pointer to PCFEI interrupt callback function */
data pdc.p callback.pcb frame end = (void (*) (void *)) pcfei callback;
/* Pointer to PCERI interrupt callback function */
data pdc.p callback.pcb error = (void (*) (void *)) pceri callback;
ret_pdc = R_PDC_Open(&data_pdc);
if (PDC SUCCESS != ret pdc)
    /* Error processing */
```

Case 2: Capturing the lower right quadrant of a VGA ( $640 \times 480$ ) image at QVGA ( $320 \times 240$ ) resolution

```
#include "platform.h"
#include "r_pdc_rx_if.h"
/* Error code of PDC FIT API */
                                ret pdc;
volatile pdc return t
/* Setting values of PDC operation */
pdc data cfg t
                                data pdc;
   Set the value 0 to PCDFI interrupt priority when using DMAC
   Set the value 1-15 to PCDFI interrupt priority level when using DTC
data pdc.priority.pcdfi level = 0;
/* Set the values 1-15 to GROUPBL0 interrupt priority level */
data_pdc.priority.groupbl0_level = 2;
/* PCDFI interrupt request in ICU is enabled */
data pdc.inticu req.pcdfi ien = true;
/* PCFEI interrupt request in ICU is enabled */
data pdc.inticu req.pcfei ien = true;
/* PCERI interrupt request in ICU is enabled */
data pdc.inticu req.pceri ien = true;
/* Generation of receive data ready interrupt requests is enabled */
data pdc.intpdc req.dfie ien = true;
/* Generation of frame end interrupt requests is enabled */
data pdc.intpdc req.feie ien = true;
/* Generation of overrun interrupt requests is enabled */
data pdc.intpdc req.ovie ien = true;
/* Generation of underrun interrupt requests is enabled */
data pdc.intpdc req.udrie ien = true;
/* Generation of vertical line number setting error interrupt requests is enabled */
data pdc.intpdc req.verie ien = true;
/* Generation of horizontal byte number setting error interrupt requests is enabled */
data pdc.intpdc req.herie ien = true;
/* VSYNC signal is active LOW */
data_pdc.vps_select = PDC_VSYNC_SIGNAL_POLARITY_LOW;
/* HSYNC signal is active HIGH */
data pdc.hps select = PDC HSYNC SIGNAL POLARITY HIGH;
/* Capture from 240 pixel of vertical direction */
data_pdc.capture_pos.vst_position = 240;
/* Capture from 320 pixel of horizontal direction */
data pdc.capture pos.hst position = (320 * 2);
/* Capture 240 pixels in vertical direction */
data pdc.capture size.vsz size = 240;
/* Capture 320 pixels in horizontal direction */
data pdc.capture size.hsz size = (320 * 2);
/* Pointer to PCDFI interrupt callback function */
data pdc.p callback.pcb receive data ready = (void (*) (void *)) pcdfi callback;
/* Pointer to PCFEI interrupt callback function */
data_pdc.p_callback.pcb_frame_end = (void (*) (void *)) pcfei_callback;
/* Pointer to PCERI interrupt callback function */
data pdc.p callback.pcb error = (void (*) (void *)) pceri callback;
ret pdc = R PDC Open(&data pdc);
if (PDC SUCCESS != ret pdc)
```

```
/* Error processing */
}
```

Callback function called when receive data-ready interrupt occurs

Callback function called when frame-end interrupt occurs and FIFO of the PDC is empty

```
#include "platform.h"
#include "r pdc rx if.h"
void pcfei callback(void * pdata)
    /* Stores the argument for callback function */
    pdc_cb_arg_t * pdecode;
    pdecode = (pdc_cb_arg_t *)pdata;
    switch(pdecode->event id)
        case PDC EVT ID FRAMEEND:
           /* do something */
        break;
        case PDC EVT ID TIMEOUT:
           /* do something */
        break;
        default:
        break;
    }
```

Callback function called when error interrupt, overrun error, underrun error, vertical line count setting error, or horizontal byte count setting error occurs

```
#include "platform.h"
#include "r_pdc_rx_if.h"
void pceri callback(void * pdata)
    /* Stores the argument for callback function */
    pdc_cb_arg_t * pdecode;
    pdecode = (pdc cb arg t *)pdata;
    switch(pdecode->event_id)
         case PDC EVT ID ERROR:
             /* Disable the DTC or DMAC transfer */
             /* Error interrupt processing */
        break;
         case PDC_EVT_ID OVERRUN:
            /* Overrun error processing */
         break;
         case PDC_EVT_ID_UNDERRUN:
             /* Underrun error processing */
        break;
         case PDC EVT ID VERTICALLINE:
             /* Vertical Line Number Setting Error processing */
        break;
         case PDC EVT ID HORIZONTALBYTE:
            /* Horizontal Byte Number Setting Error processing */
        break;
         default:
         break;
```

### **Special Notes:**

This API function should be run when the device and the camera module are connected. Running this API function enables PIXCLK input and then resets the PDC, but this is because the reset will not complete if PIXCLK where the camera module output is not input to the device. If the return value PDC\_ERR\_RST\_TIMEOUT is confirmed, check the settings and hardware configuration of the camera module.

An endianness setting is applied within this API function. The endianness setting should be selected to match the corresponding compiler setting. If the compiler endianness setting is little-endian, the PDC endianness setting should be little-endian as well, and if the compiler endianness setting is big-endian, the PDC endianness setting should also be big-endian.

The arguments and return values of the registered callback function should be of type void.

# 3.2 R\_PDC\_Close()

Ends operation by the PDC and puts it into the module stop state.

#### **Format**

```
pdc return t R PDC Close (void)
```

#### **Parameters**

None

#### **Return Values**

```
PDC_SUCCESS /* Processing finished successfully. */
PDC_ERR_NOT_OPEN /* R_PDC_Open has not been run. */
PDC_ERR_ONGOING /* Operations for reception are ongoing. */
```

#### **Properties**

The declaration is located in r\_pdc\_rx\_if.h.

#### **Description**

Performs the following processing to shut down the PDC:

- Disables interrupts (PCFEI, PCERI, and PCDFI) used by the PDC.
- Disables PDC operation.
  - Sets the PCE bit in PDC control register 1 (PCCR1) to "Operations for reception are disabled."
- Stops supply of parallel data transfer clock output (PCKO).
  - Sets the PCKOE bit in PDC control register 0 (PCCR0) to "PCKO output is disabled (fixed to the high level)."
- Disables pixel clock input from the image sensor.
  - Sets the PCKE bit in PDC control register 0 (PCCR0) to "PIXCLK input is disabled."
- Stops PDC module.

Cancels PDC hardware resource locking using the r bsp hardware locking function.

#### **Example**

```
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Error code of PDC FIT API */
volatile pdc_return_t ret_pdc;

ret_pdc = R_PDC_Close();

if (PDC_SUCCESS != ret_pdc)
{
    /* Error processing */
}
```

#### **Special Notes:**

Use this API function after running R PDC Open and confirming that the return value is PDC SUCCESS.

Use this API function during operations for reception are stopped as after frame end has been generated or error detection.

# 3.3 R\_PDC\_Control()

This function performs processing according to control codes.

#### **Format**

```
dmac_return_t R_PDC_Control(
    dmac_command_t command,
    pdc_data_cfg_t *p_data_cfg,
    pdc_stat_t *p_stat
)
```

#### **Parameters**

command

Control code

\*p data cfg

Pointer to PDC settings data structure

\*p stai

Pointer to PDC status structure

#### The Command Values:

```
/* Start capturing data from the image sensor (camera module). */
   PDC CMD CAPTURE START
/* Change the range data capture from the image sensor (camera module). */
   PDC CMD CHANGE POS AND SIZE
/* Get PDC status information. */
   PDC\_CMD\_STATUS\_GET
/* Clear PDC status information. */
   PDC CMD STATUS CLR
/* Reset PDC interrupt settings. */
   PDC CMD SET INTERRUPT
/* Disable PDC receive operation. */
   PDC CMD DISABLE
/* Enable PDC receive operation. */
   PDC CMD ENABLE
/* Reset the PDC. */
   PDC CMD RESET
```

The arguments that are referenced differ according to the specified command.

- PDC CMD CAPTURE START
  - Members of referenced pdc\_data\_cfg\_t structure and their setting values None
  - Members of referenced pdc\_stat\_t structure and their setting values
     None

- PDC\_CMD\_CHANGE\_POS\_AND\_SIZE
  - Members of referenced pdc\_data\_cfg\_t structure and their setting values

    Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

Structure			Setting Target	
Member	Summary	Setting Value	Register	Setting Description
vst_position	Vertical capture	12-bit data	VCR.VST	Number of the line where capture
	start line position	0000h to 0FFEh		is to start.
hst_position	Horizontal capture	12-bit data	HCR.HST	Horizontal position in bytes where
	start byte position	0000h to 0FFBh		capture is to start.
vsz_size	Vertical capture	12-bit data	VCR.VSZ	Number of lines to be captured.
	size	0001h to 0FFFh		
hsz_size	Horizontal capture	12-bit data	HCR.HSZ	Number of bytes to be captured
	size	0004h to 0FFFh		horizontally.

<sup>—</sup> Members of referenced pdc\_stat\_t structure and their setting values None

- PDC\_CMD\_STATUS\_GET
  - Members of referenced pdc\_data\_cfg\_t structure and their setting values

    None
  - Members of referenced pdc\_stat\_t structure and their setting values

Structure Member	Summary	Setting Value	Setting Target Register	Setting Description
pcsr_stat.frame_busy	Frame-busy flag	false	PCSR.FBSY	Operations for reception are stopped.
		true	_	Operations for reception are ongoing.
pcsr_stat.fifo_empty	FIFO-empty flag	false	PCSR.FEMPF	FIFO is not empty.
		true		FIFO is empty.
pcsr_stat.frame_end	Frame-end flag	false	PCSR.FEF	Frame end has not been generated.
		true	_	Frame end has been generated.
pcsr_stat.overrun	Overrun flag	false	PCSR.OVRF	FIFO overrun has not been generated.
		true	_	FIFO overrun has been generated.
pcsr_stat.underrun	Underrun flag	false	PCSR.UDRF	Underrun has not been generated.
		true	_	Underrun has been generated.
pcsr_stat.verf_error	Vertical line number setting	false	PCSR.VERF	Vertical line number setting error has not been generated.
	error flag	true	_	Vertical line number setting error has been generated.
pcsr_stat.herf_error	Horizontal byte number setting	false	PCSR.HERF	Horizontal byte number setting error has not been generated.
	error flag	true	_	Horizontal byte number setting error has been generated.
pcmonr_stat.vsync	VSYNC signal status flag	false	PCMONR.VSYNC	VSYNC signal is at the low level.
		true	_	VSYNC signal is at the high level.
pcmonr_stat.hsync	HSYNC signal status flag	false	PCMONR.HSYNC	HSYNC signal is at the low level.
		true	_	HSYNC signal is at the high level.

### • PDC CMD STATUS CLR

- Members of referenced pdc\_data\_cfg\_t structure and their setting values
   None
- Members of referenced pdc\_stat\_t structure and their setting values

  Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

Structure Member	Summary	Setting Value	Setting Target Register	Setting Description
pcsr_stat.frame_end	Frame-end flag	false	PCSR.FEF	Does nothing.
		true	_	Clears the frame-end flag.
pcsr_stat.overrun	Overrun flag	false	PCSR.OVRF	Does nothing.
		true	_	Clears the overrun flag.
pcsr_stat.underrun	Underrun flag	false	PCSR.UDRF	Does nothing.
		true	_	Clears the underrun flag.
pcsr_stat.verf_error	Vertical line	false	PCSR.VERF	Does nothing.
	number setting error flag	true	<del>-</del>	Clears the vertical line number setting error flag.
pcsr_stat.herf_error	Horizontal byte	false	PCSR.HERF	Does nothing.
	number setting error flag	true		Clears the horizontal byte number setting error flag.

### • PDC\_CMD\_SET\_INTERRUPT

— Members of referenced pdc\_data\_cfg\_t structure and their setting values

Parameters other than those listed below are not referenced, so they do not need to be set before the API is called.

		Setting	Setting Target	
Structure Member	Summary	Value	Register	Setting Description
iupd_select	Update target selection	10-bit data 0000h to	None	The following parameters specify which interrupt settings are updated:  Bit 0: PCDFI interrupt priority level
		03FFh		Bit 1: GROUPBL0 interrupt priority level
				Bit 2: PCDFI interrupt enabled
				Bit 3: PCFEI interrupt enabled
				Bit 4: PCERI interrupt enabled
				Bit 5: Receive data-ready interrupt request
				Bit 6: Frame-end interrupt request
				Bit 7: Overrun interrupt request
				Bit 8: Underrun interrupt request
				Bit 9: Vertical line number setting error interrupt request
				Bit 10: Horizontal byte number setting error interrupt request
				Bits 11 to 15: Not used
				0: Do not update setting.
				1: Update setting.
priority.pcdfi_level	PCDFI	8-bit data	ICU.IPR097.IPR	Sets the receive data-ready interrupt
	interrupt	00h to		(PCDFI) priority level.
	priority level	0Fh		Note: Set bit 0 in iupd_select to 1.

		Setting	Setting Target	
Structure Member	Summary	Value	Register	Setting Description
priority.groupbl0_level	GROUPBL 0. interrupt	8-bit data	ICU.IPR110.IPR	Sets the frame-end interrupt and
	0 interrupt priority level	00h to 0Fh		error interrupt priority level.  Note: Set bit 1 of iupd select to 1.
	priority level	OFII		Setting a value smaller than
				the current value is invalid.
inticu_req.pcfei_ien	PCFEI	false	ICU.GRPBL0.E	Disables frame-end interrupt
	interrupt		N30	(PCFEI) interrupt requests.
	enabled			Note: Set bit 2 in iupd_select to 1.
		true	_	Enables frame-end interrupt (PCFEI)
				interrupt requests.
				Note: Set bit 2 in iupd_select to 1.
inticu_req.pceri_ien	PCERI	false	ICU.GRPBL0.E	Disables error interrupt (PCERI)
	interrupt enabled		N31	interrupt requests.
	enabled	4	_	Note: Set bit 3 in iupd_select to 1.
		true		Enables error interrupt (PCERI) interrupt requests.
				Note: Set bit 3 in iupd_select to 1.
inticu_req.pcdfi_ien	PCDFI	false	ICU.IER0C.IEN1	Disables receive data-ready interrupt
intiod_roq.podii_lon	interrupt	laioo	100.121100.12111	(PCDFI) interrupt requests.
	enabled			Note: Set bit 4 in jupd select to 1.
		true	_	Enables receive data-ready interrupt
				(PCDFI) interrupt requests.
				Note: Set bit 4 in iupd_select to 1.
intpdc_req.dfie_ien	Receive	false	PCCR0.DFIE	Disables generation of receive data-
	data-ready			ready interrupt requests.
	interrupt		_	Note: Set bit 5 in iupd_select to 1.
	request	true		Enables generation of receive data-
				ready interrupt requests.  Note: Set bit 5 in iupd_select to 1.
intpdc_req.feie_ien	Frame-end	false	PCCR0.FEIE	Disables generation of frame-end
intpuc_req.iele_len	interrupt	laise	FOORO.I LIL	interrupt requests.
	request			Note: Set bit 6 in iupd_select to 1.
	·	true	_	Enables generation of frame-end
				interrupt requests.
				Note: Set bit 6 in iupd_select to 1.
intpdc_req.ovie_ien	Overrun	false	PCCR0.OVIE	Disables generation of overrun
	interrupt			interrupt requests.
	request		_	Note: Set bit 7 in iupd_select to 1.
		true		Enables generation of overrun
				interrupt requests.
intodo rea udrio ion	Underrun	false	PCCR0.UDRIE	Note: Set bit 7 in iupd_select to 1.  Disables generation of underrun
intpdc_req. udrie_ien	interrupt	ıaıs <del>t</del>	FOUND.UDKIE	interrupt requests.
	request			Note: Set bit 8 in iupd_select to 1.
	•	true	_	Enables generation of underrun
				interrupt requests.
				Note: Set bit 8 in iupd_select to 1.
intpdc_req. verie_ien	Vertical line	false	PCCR0.VERIE	Disables generation of vertical line
_	number			number setting error interrupt
	setting error			requests.
	interrupt			Note: Set bit 9 in iupd_select to 1.

Structure Member	Summary	Setting Value	Setting Target Register	Setting Description
	request	true		Enables generation of vertical line number setting error interrupt requests.  Note: Set bit 9 in jupd_select to 1.
intpdc_req. herie_ien	Horizontal byte number setting error	false	PCCR0.HERIE	Disables generation of horizontal byte number setting error interrupt requests.  Note: Set bit 10 in iupd_select to 1.
	interrupt request	true	_	Enables generation of horizontal byte number setting error interrupt requests.  Note: Set bit 10 in iupd_select to 1.

- Members of referenced pdc\_stat\_t structure and their setting values
   None
- PDC CMD DISABLE/PDC CMD ENABLE
  - Members of referenced pdc\_data\_cfg\_t structure and their setting values
     None
  - Members of referenced pdc\_stat\_t structure and their setting values None
- PDC CMD RESET
  - Members of referenced pdc\_data\_cfg\_t structure and their setting values
  - Members of referenced pdc\_stat\_t structure and their setting values None

### **Return Values**

PDC_SUCCESS	/* Processing finished successfully. */
PDC_ERR_NOT_OPEN	/* R_PDC_Open has not been run. */
PDC_ERR_INVALID_ARG	/* Setting value applied to PDC register is invalid. */
PDC_ERR_INVALID_COMMANI	) /* The argument command is invalid. */
PDC_ERR_NULL_PTR	/* The argument p_data_cfg or p_stat is a NULL pointer. */
PDC_ERR_RST_TIMEOUT	/* PDC reset was not canceled even after the specified amount of time elapsed. */
PDC_ERR_ONGOING	/* Operations for reception are ongoing. */

### **Properties**

The declaration is located in r\_pdc\_rx\_if.h.

#### **Description**

< PDC\_CMD\_CAPTURE\_START command processing >

After reconfiguring interrupt conditions and resetting the PDC, enables PDC receive operation to start data capture.

< PDC CMD CHANGE POS AND SIZE command processing >

After disabling PDC receive operation, resets the capture start position and capture size.

- Set the capture position and size in the horizontal direction to match the output characteristics of the image sensor used.
- < PDC\_CMD\_STATUS\_GET command processing >

Writes PDC status information to the pointer position indicated by argument p\_stat.

< PDC\_CMD\_STATUS\_CLR command processing >

Clears PDC status information indicated by argument p\_stat.

```
< PDC_CMD_SET_INTERRUPT command >
    After disabling PDC receive operation, resets PDC interrupts.
< PDC_CMD_DISABLE command >
    Disables PDC receive operation.
< PDC_CMD_ENABLE command >
    Enables PDC receive operation.
< PDC_CMD_RESET command processing >
    After disabling PDC receive operation, resets the PDC.
```

#### **Example**

In the sample code two bytes are used to represent each dot of the image sensor output, so the horizontal dot count for the horizontal capture position and size is set to twice the actual value. The setting value should be modified as necessary to match the output characteristics of the actual image sensor used.

### Case 1: Starting capture operation

#### Case 2: Resetting the capture position and size

```
#include "platform.h"
#include "r_pdc_rx_if.h"
/* Error code of PDC FIT API */
volatile pdc_return_t ret_pdc;
/* Setting values of PDC operation */
pdc_data_cfg_t
                     data_pdc;
/* Unused */
pdc_stat_t
                           dummy stat;
/* Capture from 0 pixel of vertical direction */
data pdc.capture pos.vst position = 0;
/* Capture from 0 pixel of horizontal direction */
data pdc.capture pos.hst position = 0;
/* Capture 480 pixels in vertical direction */
data pdc.capture pos.vsz size = 480;
/* Capture 640 pixels in horizontal direction */
data pdc.capture pos.hsz size = (640 * 2);
ret_pdc = R_PDC_Control(PDC_CMD_CHANGE_POS_AND_SIZE, &data_pdc, &dummy_stat);
if (PDC_SUCCESS != ret_pdc)
    /* Error processing */
```

#### Case 3: Getting the status

#### Case 4: Clearing the status

```
#include "platform.h"
#include "r pdc rx if.h"
/* Error code of PDC FIT API */
volatile pdc_return_t ret_pdc;
/* Unused */
                    dummy_data;
pdc_data_cfg_t
/* Status values of PDC operation */
pdc_stat_t
                           stat_pdc;
/* Clear Frame Busy Flag */
stat pdc.pcsr stat.frame busy = true;
/* Clear FIFO Empty Flag */
stat pdc.pcsr stat.fifo empty = true;
/* Clear Frame End Flag */
stat pdc.pcsr stat.frame end = true;
/* Clear Overrun Flag */
stat_pdc.pcsr_stat.overrun = true;
/* Clear Underrun Flag */
stat pdc.pcsr stat.underrun = true;
/* Clear Vertical Line Number Setting Error Flag */
stat_pdc.pcsr_stat.verf_error = true;
/* Clear Horizonal Byte Number Setting Error Flag */
stat_pdc.pcsr_stat.herf_error = true;
ret pdc = R PDC Control(PDC CMD STATUS CLR, &dummy data, &stat pdc);
if (PDC SUCCESS != ret pdc)
    /* Error processing */
```

#### Case 5: Resetting the interrupt settings

```
#include "platform.h"
#include "r pdc rx if.h"
/* Error code of PDC FIT API */
volatile pdc return t ret pdc;
/* Setting values of PDC operation */
pdc data cfg t
                       p_data_pdc;
/* Unused */
pdc_stat_t
                             dummy stat;
/* Update all of interrupt setting values with the contents of following */
data pdc.iupd select = PDC ALL INT UPDATE;
/* PCDFI interrupt priority level is 8 */
data pdc.priority.pcdfi level = 8;
/* GROUPBL0 interrupt priority level is 2 */
data pdc.priority.groupbl0 level = 2;
/* PCDFI interrupt request in ICU is enabled */
data pdc.inticu req.pcdfi ien = true;
/* PCFEI interrupt request in ICU is enabled */
data_pdc.inticu_req.pcfei_ien = true;
/* PCERI interrupt request in ICU is enabled */
data_pdc.inticu_req.pceri_ien = true;
/* Generation of receive data ready interrupt requests is enabled */
data pdc.intpdc req.dfie ien = true;
/* Generation of frame end interrupt requests is enabled */
data pdc.intpdc req.feie ien = true;
/* Generation of overrun interrupt requests is enabled */
data_pdc.intpdc_req.ovie_ien = true;
/* Generation of underrun interrupt requests is enabled */
data pdc.intpdc req.udrie ien = true;
/* Generation of vertical line number setting error interrupt requests is enabled */
data_pdc.intpdc_req.verie_ien = true;
/* Generation of horizontal byte number setting error interrupt requests is enabled */
data pdc.intpdc req.herie ien = true;
ret pdc = R PDC Control(PDC CMD SET INTERRUPT, &data pdc, &dummy stat);
if (PDC SUCCESS != ret pdc)
     /* Error processing */
```

### Case 6: Disabling PDC receive operation only

#### Case 7: Enabling PDC receive operation only

#### Case 8: Resetting the PDC

#### **Special Notes:**

Running this API function when receive operation is in progress will overwrite the PDC registers, thereby causing receive operation to stop. Since running this API function before the frame-end interrupt is

generated stops receive operation, capturing of image data is halted midway. To restart image capture, reset in the DMAC or DTC the pointer to the transfer destination in memory, then use the R\_PDC\_Control capture start command to restart capturing of image data.

When running R\_PDC\_Control with the command PDC\_CMD\_STATUS\_CLR as an argument, set the status information to be cleared as "true" and the status information not to be cleared as "false". If these settings are not made before running R\_PDC\_Control, status information may be cleared in an unintended manner.

When running R\_PDC\_Control with the other than command PDC\_CMD\_STATUS\_GET or PDC\_CMD\_RESET as an argument, use this API function during operations for reception are stopped as after frame end has been generated or error detection.

# 3.4 R\_PDC\_GetFifoAddr()

This function gets the FIFO address of the PDC.

#### **Format**

#### **Parameters**

```
*p_fifo_addr
Pointer to PDC FIFO address
```

#### **Return Values**

```
PDC_SUCCESS /* Processing finished successfully. */
PDC_ERR_NOT_OPEN /* R_PDC_Open has not been run. *
PDC_ERR_NULL_PTR /* Argument p_fifo_addr is a NULL pointer. */
```

### **Properties**

The declaration is located in r\_pdc\_rx\_if.h.

### **Description**

Stores the address of the PDC receive data register (PCDR) in argument p\_fifo\_addr.

#### **Example**

Case 1: Example settings using the DMAC (RX Family DMA controller DMCA control module using Firmware Integration Technology)

```
#include "platform.h"
#include "r pdc rx if.h"
#include "r dmaca rx if.h"
/* Error code of PDC API */
volatile pdc return t ret pdc;
/* Error code of DMACA FIT API */
volatile dmaca_return_t ret_dmac;
/* Setting values of dmaca transfer information structure */
dmaca transfer data cfg t td cfg;
/* Pointer to FIFO address of PDC */
uint32 t
                             pdc fifo address;
/\star~ Set PDC FIFO to DMACA transfer source address \star/
ret_pdc = R_PDC_GetFifoAddr(&pdc_fifo_address);
if (PDC SUCCESS == ret pdc)
    td cfg.p src addr = pdc fifo address;
/* Set PCDFI to DMACA activation source */
td cfg.act source = IR PDC PCDFI;
ret dmac = R DMACA Create (DMACA CHO, &td cfg);
if (DMACA SUCCESS != ret dmac)
    /* Error processing */
```

### Case 2: Example settings using the DTC (RX Family DTC module using Firmware Integration Technology)

```
#include "platform.h"
#include "r pdc rx if.h"
#include "r dtc rx if.h"
/* Error code of PDC API */
volatile pdc_return_t ret_pdc;
/* Error code of DTC FIT API */
volatile dtc err t
                         ret dtc;
/* Activation source of DTC */
dtc_activation_source_t act_source;
/* Pointer to start address of Transfer data area on RAM */
/* Pointer to setting values for transfer data */
dtc transfer data cfg t *p data dtc;
/* Pointer to FIFO address of PDC */
Uint32 t
                          pdc fifo address;
/* Number of chain transfer */
uint32 t
                           chain_trans_nr;
/* Set PCDFI to DTC Activation souce */
act_source = (dtc_activation_source_t)VECT_PDC_PCDFI;
/* Set PDC FIFO to DTC transfer source address */
ret pdc = R PDC GetFifoAddr(&pdc fifo address);
if (PDC SUCCESS == ret pdc)
    p data dtc->source addr = pdc fifo address;
/* Set 0 to number of chain transfer */
chain trans nr = 0;
ret_dtc = R_DTC_Create(act_source, p_transdata_dtc, p_data_dtc, chain_trans_nr);
if(DTC SUCCESS != ret dtc)
    /* Error processing */
```

#### **Special Notes:**

None

# 3.5 R\_PDC\_GetVersion()

This function returns the API version number.

#### **Format**

uint32\_t R\_PDC\_GetVersion(void)

#### **Parameters**

None

#### **Return Values**

Version number

## **Properties**

The declaration is located in r\_pdc\_rx\_if.h.

### **Description**

This function returns the version number of the currently installed PDC FIT module. The version number is encoded. The first two bytes contain the major version number and the last two bytes contain the minor version number. For example, if the version number is 4.25, the return value would be 0x00040019.

### **Example**

```
#include "platform.h"
#include "r_pdc_rx_if.h"

/* Version number */
uint32_t version;

version = R_PDC_GetVersion();
```

### **Special Notes:**

None

# 4. Pin Setting

To use the PDC FIT module, assign input/output signals of the peripheral function to pins with the multi-function pin controller (MPC). The pin assignment is referred to as the "Pin Setting" in this document. Please perform the pin setting before calling the R\_PDC\_Open function.

When performing the Pin Setting in the e<sup>2</sup> studio, the Pin Setting feature of the FIT Configurator or the Smart Configurator can be used. When using the Pin Setting feature, a source file is generated according to the option selected in the Pin Setting window in the FIT Configurator or the Smart Configurator. Pins are configured by calling the function defined in the source file. Refer to Table 4.1 for details.

 Table 4.1 Function Output by the FIT Configurator and Smart Configurator

MCU Used	Function to be Output	Remarks
RX64M,	R_PDC_PinSet()	-
RX65N,		
RX66N,		
RX71M,		
RX72M,		
RX72N		

#### 5. How to Use

# 5.1 API Usage Example

In the example presented below, the API is used to activate the DMAC and transfer input image data to the SDRAM. Example operation flowcharts and sample code are shown.

### **5.1.1** Example Operation Flowcharts




Figure 5.1 Example Operation Flowchart (1)




Figure 5.2 Example Operation Flowchart (2)

# 6. Appendices

# **6.1** Operation Confirmation Environment

This section describes operation confirmation environment for the PDC FIT module.

Table 6.1 Operation Confirmation Environment (Rev. 2.01)

Item	Contents
Integrated development environment	Renesas Electronics e <sup>2</sup> studio Version 6.00.000
	Renesas Electronics C/C++ Compiler Package for RX Family V2.07.00
C compiler	Compiler option: The following option is added to the default settings of the integrated development environment.
	-lang = C99
Endian	Big endian/little endian
Revision of the module	Rev.2.01
Board used	Renesas Starter Kit+ for RX65N-2MB (product No.: RTK50565N2SxxxBE)

Table 6.2 Operation Confirmation Environment (Rev. 2.02)

ltem	Contents
Integrated development environment	Renesas Electronics e <sup>2</sup> studio Version 7.03.000
	Renesas Electronics C/C++ Compiler Package for RX Family V3.01.00
C compiler	Compiler option: The following option is added to the default settings of the integrated development environment.
	-lang = C99
Endian	Big endian/little endian
Revision of the module	Rev.2.02

Table 6.3 Operation Confirmation Environment (Rev. 2.03)

Item	Contents
Integrated development environment	Renesas Electronics e <sup>2</sup> studio V7.3.0 IAR Embedded Workbench for Renesas RX 4.10.01
	Renesas Electronics C/C++ Compiler Package for RX Family V.3.01.00 Compiler option: The following option is added to the default settings of the integrated development environmentlang = C99
C compiler	GCC for Renesas RX 4.08.04.201803  Compiler option: The following option is added to the default settings of the integrated development environment.  -std=gnu99
	IAR C/C++ Compiler for Renesas RX version 4.10.01 Compiler option: The default settings of the integrated development environment.
Endian	Big endian/little endian
Revision of the module	Rev.2.03
Board used	Renesas Starter Kit+ for RX64M (product No:RTK500564Mxxxxxx)

Table 6.4 Operation Confirmation Environment (Rev. 2.04)

ltem	Contents
Integrated development	Renesas Electronics e <sup>2</sup> studio V7.4.0
environment	IAR Embedded Workbench for Renesas RX 4.12.01
	Renesas Electronics C/C++ Compiler Package for RX Family V.3.01.00 Compiler option: The following option is added to the default settings of the integrated development environmentlang = C99
C compiler	GCC for Renesas RX 4.08.04.201902 Compiler option: The following option is added to the default settings of the integrated development environmentstd=gnu99
	IAR C/C++ Compiler for Renesas RX version 4.12.01 Compiler option: The default settings of the integrated development environment.
Endian	Big endian/little endian
Revision of the module	Rev.2.04
Board used	Renesas Starter Kit+ for RX72M (product No: RTK5572Mxxxxxxxxxx)

Table 6.5 Operation Confirmation Environment (Rev. 2.05)

Item	Contents
Integrated development	Renesas Electronics e <sup>2</sup> studio V7.4.0
environment	IAR Embedded Workbench for Renesas RX 4.12.01
	Renesas Electronics C/C++ Compiler Package for RX Family V.3.01.00 Compiler option: The following option is added to the default settings of the integrated development environmentlang = C99
C compiler	GCC for Renesas RX 4.08.04.201902 Compiler option: The following option is added to the default settings of the integrated development environmentstd=gnu99
	IAR C/C++ Compiler for Renesas RX version 4.12.01
	Compiler option: The default settings of the integrated development environment.
Endian	Big endian/little endian
Revision of the module	Rev.2.05
Board used	Renesas Starter Kit+ for RX72N (product No: RTK5572Nxxxxxxxxxx)

Table 6.6 Operation Confirmation Environment (Rev. 2.06)

ltem	Contents	
Integrated development	Renesas Electronics e <sup>2</sup> studio Version 2021-10	
environment	IAR Embedded Workbench for Renesas RX 4.20.1	
	Renesas Electronics C/C++ Compiler Package for RX Family V.3.03.00 Compiler option: The following option is added to the default settings of the integrated development environmentlang = C99	
Coompiler	GCC for Renesas RX 8.3.0.202102	
C compiler	Compiler option: The following option is added to the default settings of the integrated development environment.	
	-std=gnu99	
	IAR C/C++ Compiler for Renesas RX version 4.20.1	
	Compiler option: The default settings of the integrated development environment.	
Endian	Big endian/little endian	
Revision of the module	the module Rev.2.06	
Board used	Renesas Starter Kit+ for RX65N-2MB (product No: RTK50565Nxxxxxxxxx)	

#### 6.2 **Troubleshooting**

(1) Q: I have added the FIT module to the project and built it. Then I got the error: Could not open source file "platform.h".

A: The FIT module may not be added to the project properly. Check if the method for adding FIT modules is correct with the following documents:

Using CS+:

Application note "Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)"

Using e<sup>2</sup> studio:

Application note "Adding Firmware Integration Technology Modules to Projects (R01AN1723)"

When using a FIT module, the board support package FIT module (BSP module) must also be added to the project. Refer to the application note "Board Support Package Module Using Firmware Integration Technology (R01AN1685)".

- (2) Q: I have added the FIT module to the project and built it. Then I got the error: This MCU is not supported by the current r pdc rx module.
  - A: The FIT module you added may not support the target device chosen in your project. Check the supported devices of added FIT modules.
- (3) Q: I have added the FIT module to the project and built it. Then I got an error for when the configuration setting is wrong.
  - A: The setting in the file "r pdc rx config.h" may be wrong. Check the file "r pdc rx config.h". If there is a wrong setting, set the correct value for that. Refer to 2.7 Compile Settings for details.
- (4) Q: PDC reset was not canceled even after the specified amount of time elapsed.
- A: The pin setting may not be performed correctly. When using this FIT module, the pin setting must be performed. Refer to 4 Pin Setting for details.

# **Revision History**

		Description		
Rev.	Date	Page	Summary	
2.00	Oct. 1, 2016		First edition issued	
2.01	Oct. 2, 2017		Supported RX65N-2MB version.	
		5	2.4, Interrupt Vector, added	
		12	2.12, Adding the FIT Module to Your Project, amended	
		19	Special Notes in 3.1, R_PDC_Open(), amended	
		37	4, Pin Setting, amended	
		39	6.1, Operation Confirmation Environment, added	
		39	6.2, Troubleshooting, added	
2.02	Feb. 1, 2019	39	Table 6.2 Operation Confirmation Environment (Rev. 2.02), added	
			Changes associated with functions:	
			Added support setting function of configuration option Using GUI on Smart Configurator.	
			[Description]	
			Added a setting file to support configuration option setting function by GUI.	
2.03	May. 20, 2019		Update the following compilers	
	• •		GCC for Renesas RX	
			IAR C/C++ Compiler for Renesas RX	
		1	Deleted R01AN1723, R01AN1826, R20AN0451 from Related	
			Documents.	
		1	Added Target Compilers.	
		5	Added revision of dependent r_bsp module in 2.2 Software Requirements.	
		6	2.8 Code Size, amended.	
		40	Table 6.3 Operation Confirmation Environment (Ver. 2.03), added.	
2.04	Jul. 30, 2019		Supported RX72M version.	
		1	Deleted R01AN1833 from Related Documents.	
		5	Table 2.1 Interrupt Vector Used in the PDC FIT Module,	
			amended.	
		6	2.8 Code Size, amended.	
		13	2.13 "for", "while" and "do while" statements, added	
		14-37	Delete "Reentrant" item on the API description page.	
		38	Table 4.1 Function Output by the FIT Configurator and Smart	
			Configurator, amended.	
		41	Table 6.4 Operation Confirmation Environment (Ver. 2.04), added.	
2.05	Nov. 22, 2019	_	Supported RX66N and RX72N versions.	
		5	Table 2.1 Interrupt Vector Used in the PDC FIT Module, amended.	
		6	2.8 Code Size, amended.	
		38	Table 4.1 Function Output by the FIT Configurator and Smart Configurator, amended.	
		42	Table 6.5 Operation Confirmation Environment (Ver. 2.05), added.	
2.06	Jan. 07, 2022	Program	The module is updated to fix the software issue.  Description:	

When an R\_PDC\_Close function is called during operations for reception or continued reception, the processing of the R\_PDC\_Close function may not end.

#### **Conditions:**

When you start data capture by calling an R\_PDC\_Control function, and then call an R\_PDC\_Close function during the operations for reception or continued reception before the data capture is stopped by a frame end interrupt or error interrupt.

#### Corrective action:

Please use the Parallel Data Capture Unit FIT module Rev2.06.

The following function is changed by this correction.

R\_PDC\_Close function

	Corresponding Tool News number : R20TS0674
6	2.8 Code Size, amended.
10	2.10 Return Values, PDC_ERR_ONGOING added.
21	Special Notes and Return Values in 3.2, R_PDC_Close(), amended.
22	Special Notes and Return Values in 3.3, R_PDC_Control(), amended.
42	Table 6.6 Operation Confirmation Environment (Ver. 2.06), added.

#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
  In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

— The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

#### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renease Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits. software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic "Standard": equipment; and industrial robots etc
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas
- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to quard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development. design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.3.0-1 November 2016)



#### SALES OFFICES

# Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207. Block B, Menara Amcorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141