













ISO7720, ISO7721

SLLSEP3D - NOVEMBER 2016 - REVISED JANUARY 2019

# ISO772x High-Speed, Robust EMC, Reinforced Dual-Channel Digital Isolators

#### **Features**

- 100 Mbps Data Rate
- Robust Isolation Barrier:
  - >100-Year Projected Lifetime at 1.5 kV<sub>RMS</sub> Working Voltage
  - $-\;$  Up to 5000  $V_{RMS}$  Isolation Rating
  - Up to 12.8 kV Surge Capability
  - ±100 kV/μs Typical CMTI
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V Level Translation
- Default Output High (ISO772x) and Low (ISO772xF) Options
- Wide Temperature Range: -55°C to +125°C
- Low Power Consumption, Typical 1.7 mA per Channel at 1 Mbps
- Low Propagation Delay: 11 ns Typical
- Robust Electromagnetic Compatibility (EMC)
  - System-Level ESD, EFT, and Surge Immunity
  - ±8 kV IEC 61000-4-2 Contact Discharge Protection across Isolation Barrier
  - Low Emissions
- Wide-SOIC (DW-16, DWV-8) and Narrow-SOIC (D-8) Package Options
- Automotive Version Available: ISO772x-Q1
- Safety-Related Certifications:
  - VDE Reinforced Insulation according to DIN V VDE V 0884-11:2017-01
  - 5000  $V_{RMS}$  (DW-16, DWV-8) and 3000  $V_{RMS}$ (D-8) Isolation Rating per UL 1577
  - CSA Certification per IEC 60950-1, IEC 62368-1 and IEC 60601-1 End Equipment Standards
  - CQC Certification per GB4943.1-2011
  - TUV Certification according to EN 60950-1 and EN 61010-1

## **Applications**

- Industrial Automation
- Motor Control
- Power Supplies
- Solar Inverters
- Medical Equipment

## Description

The ISO772x devices are high-performance, dualchannel digital isolators with 5000 V<sub>RMS</sub> (DW and DWV packages) and 3000 V<sub>RMS</sub> (D package) isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC.

The ISO772x devices provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO<sub>2</sub>) insulation barrier. The ISO7720 device has both channels in the same direction while the ISO7721 device has both channels in the opposite direction. In the event of input power or signal loss, the default output is high for devices without suffix F and low for devices with suffix F. See the Device Functional Modes section for further details.


Used in conjunction with isolated power supplies, these devices help prevent noise currents on data buses, such as RS-485, RS-232, and CAN, from damaging sensitive circuitry. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO772x devices has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO772x family of devices is available in 16-pin SOIC widebody (DW), 8-pin SOIC wide-body (DWV), and 8-pin SOIC narrow-body (D) packages.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
ISO7720, ISO7721 ISO7721F, ISO7721F	D (8)	4.90 mm × 3.91 mm		
	DWV (8)	5.85 mm × 7.50 mm		
	DW (16)	10.30 mm × 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic



V<sub>CCI</sub>=Input supply, V<sub>CCO</sub>=Output supply GNDI=Input ground, GNDO=Output ground

**Page** 



#### Table of Contents

1	Features 1	7	Parameter Measurement Information	17
2	Applications 1	8	Detailed Description	18
3	Description 1		8.1 Overview	
4	Revision History2		8.2 Functional Block Diagram	18
5	Pin Configuration and Functions4		8.3 Feature Description	19
6	Specifications5		8.4 Device Functional Modes	20
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	21
	6.2 ESD Ratings		9.1 Application Information	21
	6.3 Recommended Operating Conditions		9.2 Typical Application	22
	6.4 Thermal Information	10	Power Supply Recommendations	26
	6.5 Power Ratings	11	Layout	26
	6.6 Insulation Specifications		11.1 Layout Guidelines	26
	6.7 Safety-Related Certifications		11.2 Layout Example	26
	6.8 Safety Limiting Values9	12	Device and Documentation Support	27
	6.9 Electrical Characteristics—5-V Supply 10		12.1 Device Support	
	6.10 Supply Current Characteristics—5-V Supply 10		12.2 Documentation Support	27
	6.11 Electrical Characteristics—3.3-V Supply 11		12.3 Related Links	
	6.12 Supply Current Characteristics—3.3-V Supply 11		12.4 Receiving Notification of Documentation Upda	ates 27
	6.13 Electrical Characteristics—2.5-V Supply 12		12.5 Community Resources	27
	6.14 Supply Current Characteristics—2.5-V Supply 12		12.6 Trademarks	27
	6.15 Switching Characteristics—5-V Supply 13		12.7 Electrostatic Discharge Caution	28
	6.16 Switching Characteristics—3.3-V Supply 13		12.8 Glossary	28
	6.17 Switching Characteristics—2.5-V Supply 13	13	Mechanical, Packaging, and Orderable	
	6.18 Insulation Characteristics Curves 14		Information	28
	6.19 Typical Characteristics15			

## 4 Revision History

Changes from Revision C (July 2018) to Revision D

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changed From: "Isolation Barrier Life: >40 Years" To:">100-Year Projected Lifetime at 1.5 kV<sub>RMS</sub> Working Voltage" Updated Simplified Schematic to show two isolation capacitors in series per channel instead of a single isolation Changed 'Signaling' rate to 'Data' rate and added table note to Data rate specification in Recommended Operating Changed V<sub>IORM</sub> Value for DW-16 and DWV-8 packages From: "1414 V<sub>PK</sub>" To: "2121 V<sub>PK</sub>" in Insulation Specifications Changed $V_{\text{IOWM}}$ Values for DW-16 and DWV-8 packages From: "1000 $V_{\text{RMS}}$ " and "1414 $V_{\text{DC}}$ " To: "1500 $V_{\text{RMS}}$ " and

Submit Documentation Feedback

Copyright © 2016–2019, Texas Instruments Incorporated

Changed  $V_{\text{IOTM}}$  TEST CONDITIONS for 100% production test From: " $V_{\text{TEST}} = V_{\text{IOTM}}$ " To: " $V_{\text{TEST}} = 1.2 \text{ x } V_{\text{IOTM}}$ " in




# **Revision History (continued)**

•	Changed V <sub>IOSM</sub> TEST CONDITIONS From: "Test method per IEC 60065" To: "Test method per IEC 62368-1" in Insulation Specifications table	7
•	Changed q <sub>pd</sub> TEST CONDITIONS for method b1 test From: "V <sub>ini</sub> = V <sub>IOTM</sub> " To: "V <sub>ini</sub> = 1.2 x V <sub>IOTM</sub> " in Insulation Specifications table	
•	Updated certification information in Safety-Related Certifications table	
•	Added Insulation Lifetime sub-section under Application Curve section	
•	Added 'How to use isolation to improve ESD, EFT and Surge immunity in industrial systems' application report to Documentation Support section	
Cŀ	nanges from Revision B (March 2017) to Revision C	Page
•	Added the 8-pin SOIC package (DWV) to the data sheet	1
•	Updated the VDE and CSA certification description throughout the document	
•	Changed the climatic category for the D package from 5/125/21 to 55/125/21	
•	Changed the maximum working voltages for DW-16 and D-8 from 400 to 700 V <sub>RMS</sub> and 250 to 400 V <sub>RMS</sub> (respectively) in the <i>Safety-Related Certifications</i> table	
•	Switched the line colors for V <sub>CC</sub> at 2.5 V and V <sub>CC</sub> at 3.3 V in the <i>Low-Level Output Voltage vs Low-Level Output Current</i> graph	15
•	Deleted EN from the Common-Mode Transient Immunity Test Circuit figure	17
•	Added the Device Support section	27
Cŀ	nanges from Revision A (December 2016) to Revision B	Page
•	Added D-8 values for TUV in the Safety-Related Certifications table	8
•	Changed the minimum CMTI value from 40 kV/µs to 85 kV/µs in all Electrical Characteristics tables	10
•	Added the Receiving Notification of Documentation Updates section	27
•	Changed the Electrostatic Discharge Caution statement	27
Cŀ	nanges from Original (November 2016) to Revision A	Page
•	Changed Feature From: IEC 60950-1, IEC 60601-1 and IEC 61010-1 End Equipment Standards To: IEC 60950-1 and IEC 60601-1 End Equipment Standards	1
•	Added Climatic category to the Insulation Specifications	
•	Changed the CSA column of Regulatory Information	
•	Changed DW package) To: (DW-16) in the TUV column of Regulatory Information	
•	Changed t <sub>ie</sub> TYP value From: 1.5 To 1 in <i>Switching Characteristics—5-V Supply</i>	
•	Changed t <sub>ie</sub> TYP value From: 1.5 To 1 in <i>Switching Characteristics</i> —3.3- <i>V Supply</i>	
•	Changed t <sub>ia</sub> TYP value From: 1.5 To 1 in <i>Switching Characteristics</i> —2.5-V <i>Supply</i>	




# 5 Pin Configuration and Functions


#### ISO7720 DW Package 16-Pin SOIC Top View




#### ISO7720 D and DWV Package 8-Pin SOIC Top View



#### ISO7721 DW Package 16-Pin SOIC Top View



#### ISO7721 D and DWV Package 8-Pin SOIC Top View



#### **Pin Functions**

	PIN						
NAME	DW PACKAGE		D, DWV PACKAGE		I/O	DESCRIPTION	
NAME	ISO7720	ISO7721	ISO7720	ISO7721			
GND1	1, 7	1, 7	4	4	_	Ground connection for V <sub>CC1</sub>	
GND2	9	9	5	5	_	Ground connection for V <sub>CC2</sub>	
GNDZ	16	16	5	5	_	Ground connection for V <sub>CC2</sub>	
INA	4	13	2	7	I	Input, channel A	
INB	5	5	3	3	I	Input, channel B	
NC	2, 6, 8, 10, 11, 15	2, 6, 8, 10, 11, 15	_	_	_	Not connected	
OUTA	13	4	7	2	0	Output, channel A	
OUTB	12	12	6	6	0	Output, channel B	
V <sub>CC1</sub>	3	3	1	1	_	Power supply, V <sub>CC1</sub>	
V <sub>CC2</sub>	14	14	8	8	_	Power supply, V <sub>CC2</sub>	

Submit Documentation Feedback

Copyright © 2016–2019, Texas Instruments Incorporated



## 6 Specifications

## 6.1 Absolute Maximum Ratings

See (1).

		MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage <sup>(2)</sup>	-0.5	6	V
V	Voltage at INx, OUTx	-0.5	$V_{CC} + 0.5^{(3)}$	V
Io	Output current	-15	15	mA
$T_J$	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- Maximum voltage must not exceed 6 V.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub> Electros		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±6000	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test (3)(4)	±8000	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

#### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage		2.25		5.5	V
V <sub>CC(UVLO+)</sub>	UVLO threshold when supply	voltage is rising		2	2.25	V
V <sub>CC(UVLO-)</sub>	UVLO threshold when supply	voltage is falling	1.7	1.8		V
V <sub>HYS(UVLO)</sub>	Supply voltage UVLO hystere	esis	100	200		mV
		V <sub>CCO</sub> <sup>(1)</sup> = 5 V	-4			
I <sub>OH</sub>	High-level output current	V <sub>CCO</sub> = 3.3 V	-2			mA
		V <sub>CCO</sub> = 2.5 V	-1			
		V <sub>CCO</sub> = 5 V			4	
I <sub>OL</sub>	Low-level output current	V <sub>CCO</sub> = 3.3 V			2	mA
		V <sub>CCO</sub> = 2.5 V			1	
V <sub>IH</sub>	High-level input voltage	·	0.7 × V <sub>CCI</sub> <sup>(1)</sup>		V <sub>CCI</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.3 × V <sub>CCI</sub>	V
DR (2)	Data rate		0		100	Mbps
T <sub>A</sub>	Ambient temperature	,	-55	25	125	°C

 $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .

Copyright © 2016-2019, Texas Instruments Incorporated

Product Folder Links: ISO7720 ISO7721

<sup>100</sup> Mbps is the maximum specified data rate, although higher data rates are possible.



#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	DWV (SOIC)	D (SOIC)	UNIT
		16 PINS	16 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86.5	84.3	137.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	49.6	36.3	54.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	47.0	71.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	32.3	7.4	7.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	49.2	45.1	70.7	°C/W
R <sub>θ</sub> JC(botto m)	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Power Ratings

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			100	mW
Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			20	mW
Maximum power dissipation by side-2	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			80	mW
Maximum power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			100	mW
Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			50	mW
Maximum power dissipation by side-2	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			50	mW
	Maximum power dissipation  Maximum power dissipation by side-1  Maximum power dissipation by side-2  Maximum power dissipation  Maximum power dissipation by side-1	Maximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square waveMaximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square waveMaximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square waveMaximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square waveMaximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square waveMaximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $V_{CC2} = 5.5 \text{ V}$ , $V_{CC3} = 150^{\circ}\text{C}$ , $V_{CC3} = 150^{\circ}\text$	Maximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 MHz 50% duty cycle square wave}$ Maximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 MHz 50% duty cycle square wave}$ Maximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 MHz 50% duty cycle square wave}$ Maximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 MHz 50% duty cycle square wave}$ Maximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 MHz 50% duty cycle square wave}$ Maximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 MHz 50% duty cycle square wave}$	Maximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 \text{ MHz} 50\% \text{ duty cycle square wave}$ Maximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 \text{ MHz} 50\% \text{ duty cycle square wave}$ Maximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 \text{ MHz} 50\% \text{ duty cycle square wave}$ Maximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 \text{ MHz} 50\% \text{ duty cycle square wave}$ Maximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 \text{ MHz} 50\% \text{ duty cycle square wave}$ Maximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 \text{ MHz} 50\% \text{ duty cycle square wave}$	Maximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square wave100Maximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square wave20Maximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square wave80Maximum power dissipation $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square wave100Maximum power dissipation by side-1 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $C_L = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square wave50Maximum power dissipation by side-2 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $V_{CC1} = 15 \text{ pF}$ , input a 50 MHz 50% duty cycle square wave50

Product Folder Links: ISO7720 ISO7721



## 6.6 Insulation Specifications

	DADAMETED	TEST CONDITIONS		VALUE			
	PARAMETER	TEST CONDITIONS	DW	DWV	D	UNIT	
CLR	External clearance (1)	Shortest terminal-to-terminal distance through air	8	8.5	4	mm	
CPG	External creepage (1)	Shortest terminal-to-terminal distance across the package surface	8	8.5	4	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	21	21	μ <b>m</b>	
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	>600	V	
	Material group	According to IEC 60664-1	I	1	I		
		Rated mains voltage ≤ 150 V <sub>RMS</sub>	I–IV	I–IV	I–IV		
	Overvoltage category per IEC	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I–IV	I–IV	I–III		
	60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I–IV	I–IV	n/a		
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–III	I–III	n/a		
DIN V	VDE V 0884-11:2017-01 <sup>(2)</sup>		i.		1		
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	2121	637	V <sub>PK</sub>	
V <sub>IOWM</sub>	Maximum working isolation	AC voltage; Time dependent dielectric breakdown (TDDB) test; see Figure 26	1500	1500	450	V <sub>RMS</sub>	
1011111	voltage	DC voltage	2121	2121	637	$V_{DC}$	
$V_{IOTM}$	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 x V <sub>IOTM</sub> , t = 1 s (100% production)	8000	7071	4242	V <sub>PK</sub>	
$V_{IOSM}$	Maximum surge isolation voltage (3)	Test method per IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (qualification)	8000	8000	5000	V <sub>PK</sub>	
		Method a, After Input/Output safety test subgroup 2/3, $V_{\text{ini}} = V_{\text{IOTM}}, \ t_{\text{ini}} = 60 \text{ s}; \\ V_{\text{pd(m)}} = 1.2 \times V_{\text{IORM}}, \ t_{\text{m}} = 10 \text{ s}$	≤5	≤5	≤5		
q <sub>pd</sub>	Apparent charge (4)	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	≤5	≤5	рС	
		Method b1; At routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM},  t_{ini} = 1 \text{ s}; \\ V_{pd(m)} = 1.875 \times V_{IORM},  t_m = 1 \text{ s}$	≤5	≤5	≤5		
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$	~0.5	~0.5	~0.5	pF	
		$V_{IO} = 500 \text{ V}, T_A = 25^{\circ}\text{C}$	>10 <sup>12</sup>	>10 <sup>12</sup>	>10 <sup>12</sup>		
$R_{IO}$	Isolation resistance (5)	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	>10 <sup>11</sup>	>10 <sup>11</sup>	>10 <sup>11</sup>	Ω	
		$V_{IO} = 500 \text{ V at } T_{S} = 150^{\circ}\text{C}$	>10 <sup>9</sup>	>10 <sup>9</sup>	>10 <sup>9</sup>		
	Pollution degree		2	2	2		
	Climatic category		55/125/21	55/125/21	55/125/21		
UL 157	7						
V <sub>ISO</sub>	Withstanding isolation voltage	$V_{TEST} = V_{ISO}$ , $t = 60$ s(qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1$ s (100% production)	5000	5000	3000	V <sub>RMS</sub>	

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-terminal device.



## 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-11:2017-01	Certified according to IEC 60950-1, IEC 62368-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2:2013
Reinforced Insulation; Maximum transient isolation voltage, 8000 V <sub>PK</sub> (DW-16), 7071 V <sub>PK</sub> (DWV-8) and 4242 V <sub>PK</sub> (D-8); Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> (DW-16, DWV-8) and 637 V <sub>PK</sub> (D-8); Maximum surge isolation voltage, 8000 V <sub>PK</sub> (DW-16, DWV-8) and 5000 V <sub>PK</sub> (D-8)	800 V <sub>RMS</sub> (DW-16) and 850 V <sub>RMS</sub> (DWV-8) reinforced insulation and 400 V <sub>RMS</sub> (D-8) basic insulation working voltage per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1:2014, (pollution degree 2, material group I);  2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (DW-16, DWV-8) max working voltage	<b>DW-16, DWV-8:</b> Single protection, 5000 V <sub>RMS</sub> ; <b>D-8:</b> Single protection, 3000 V <sub>RMS</sub>	DW-16, DWV-8: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate,700 V <sub>RMS</sub> maximum working voltage; D-8: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V <sub>RMS</sub> maximum working voltage	5000 V <sub>RMS</sub> (DW-16, DWV-8) and 3000 V <sub>RMS</sub> (D-8) Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V <sub>RMS</sub> (DW-16, DWV-8) and 300 V <sub>RMS</sub> (DW-16, DWV-8) and 3000 V <sub>RMS</sub> (D-8) Reinforced insulation per EN 60950-1:2006/A2:2013 up to working voltage of 800 V <sub>RMS</sub> (DW-16, DWV-8) and 400 V <sub>RMS</sub> (D-8)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate numbers: CQC15001121716 (DW-16) CQC18001199096 (DWV-8) CQC15001121656 (D-8)	Client ID number: 77311

Submit Documentation Feedback

Copyright © 2016–2019, Texas Instruments Incorporated



### 6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DW-	16 PACKAGE						
		$R_{\theta JA} = 86.5 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 1}$			263		
$I_S$	Safety input, output, or supply current <sup>(1)</sup>	$R_{\theta JA} = 86.5$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 1			401	mA	
		$R_{\theta JA} = 86.5 \text{ °C/W}, V_I = 2.75 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 1}$			525		
$P_S$	Safety input, output, or total power <sup>(1)</sup>	$R_{\theta JA} = 86.5 \text{ °C/W}, T_J = 150 \text{°C}, T_A = 25 \text{°C}, \text{ see Figure 2}$			1445	mW	
T <sub>S</sub>	Maximum safety temperature (1)				150	°C	
DWV	/-8 PACKAGE						
		$R_{\theta JA} = 84.3 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 3}$	3		270		
$I_S$	Safety input, output, or supply current <sup>(1)</sup>	$R_{\theta JA} = 84.3 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 3}$			412	mA	
		$R_{\theta JA} = 84.3 \text{ °C/W}, V_I = 2.75 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 3}$			539		
Ps	Safety input, output, or total power <sup>(1)</sup>	$R_{\theta JA} = 84.3$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 4			1483	mW	
T <sub>S</sub>	Maximum safety temperature (1)				150	°C	
D-8	PACKAGE						
		$R_{\theta JA} = 137.7 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 5}$			165		
$I_S$	Safety input, output, or supply current <sup>(1)</sup>	$R_{\theta JA} = 137.7 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 5}$			252	mA	
	darion	$R_{\theta JA} = 137.7 \text{ °C/W}, V_I = 2.75 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 5}$			330		
Ps	Safety input, output, or total power <sup>(1)</sup>	R <sub>0JA</sub> = 137.7 °C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see Figure 6			908	mW	
T <sub>S</sub>	Maximum safety temperature <sup>(1)</sup>				150	°C	

<sup>(1)</sup> The maximum safety temperature,  $T_S$ , has the same value as the maximum junction temperature,  $T_J$ , specified for the device. The  $I_S$ and  $P_S$  parameters represent the safety current and safety power respectively. The maximum limits of  $I_S$  and  $P_S$  should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>0.IA</sub>, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



## 6.9 Electrical Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

• 661						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA; see Figure 15	V <sub>CCO</sub> <sup>(1)</sup> – 0.4	4.8		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA; see Figure 15		0.2	0.4	V
V <sub>IT+(IN)</sub>	Rising input threshold voltage			$0.6 \times V_{CCI}$	0.7 x V <sub>CCI</sub>	V
$V_{IT-(IN)}$	Falling input threshold voltage		0.3 x V <sub>CCI</sub>	$0.4 \times V_{\rm CCI}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	$0.2 \times V_{CCI}$		V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1200 V; see Figure 17	85	100		kV/μs
Cı	Input Capacitance (2)	$V_{I} = V_{CC}/2 + 0.4xsin(2\pi ft), f = 1 MHz, V_{CC} = 5 V$		2		pF

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}; V_{CCO} = Output\text{-side } V_{CC}.$ (2) Measured from input pin to ground.

# 6.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
ISO7720						•	
	$V_I = V_{CCI}$ (ISO7720), $V_I = 0$ V (ISO7720 with F suffix)		I <sub>CC1</sub>		0.8	1.1	
Supply current - DC signal			I <sub>CC2</sub>		1.1	1.7	
Supply current - DC signal	V = 0 \/ (ISO7720\ \/ = \/ (ISO772	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			2.9	4.2	
	$V_I = 0 \text{ V (ISO7720)}, V_I = V_{CCI} (ISO7720 \text{ with F suffix)}$		I <sub>CC2</sub>		1.2	1.9	
		1 Mbps	I <sub>CC1</sub>		1.8	2.7	mA
		1 MDps	I <sub>CC2</sub>		1.3	1.9	MA
Supply current - AC signal	All channels switching with square wave clock input; C <sub>L</sub> = 15 pF	10 Mbps	I <sub>CC1</sub>		1.9	2.7	
Supply current - AC signal		TO Mibps	I <sub>CC2</sub>		2.2	3	
		100 Mbps	I <sub>CC1</sub>		2.5	3.2	
	Too Mbps		I <sub>CC2</sub>		11.6	14	
ISO7721							
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7721), $V_I = 0$ V (ISO7721 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>		1	1.6	
Supply current - DC signal	V <sub>I</sub> = 0 V (ISO7721), V <sub>I</sub> = V <sub>CCI</sub> (ISO7721 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>		2.2	3.2	mA
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		1.7	2.4	ША
Supply current - AC signal	All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		2.2	3	
	100 Mbps		I <sub>CC1</sub> , I <sub>CC2</sub>		7.3	9	

Submit Documentation Feedback

Copyright © 2016-2019, Texas Instruments Incorporated



# 6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

00Z		-			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level output voltage	I <sub>OH</sub> = -2 mA; see Figure 15	$V_{CCO}^{(1)} - 0.3$	3.2		V
Low-level output voltage	I <sub>OL</sub> = 2 mA; see Figure 15		0.1	0.3	V
Rising input voltage threshold			0.6 x V <sub>CCI</sub>	0.7 x V <sub>CCI</sub>	V
Falling input voltage threshold		0.3 x V <sub>CCI</sub>	0.4 x V <sub>CCI</sub>		V
Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	$0.2 \times V_{CCI}$		V
High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx			10	μΑ
Low-level input current	V <sub>IL</sub> = 0 V at INx	-10			μA
Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V, $V_{CM} = 1200$ V; see Figure 17	85	100		kV/μs
	PARAMETER High-level output voltage Low-level output voltage Rising input voltage threshold Falling input voltage threshold Input threshold voltage hysteresis High-level input current Low-level input current	PARAMETER     TEST CONDITIONS       High-level output voltage $I_{OH} = -2$ mA; see Figure 15       Low-level output voltage $I_{OL} = 2$ mA; see Figure 15       Rising input voltage threshold     Falling input voltage threshold       Input threshold voltage hysteresis     High-level input current $V_{IH} = V_{CCI}^{(1)}$ at INx       Low-level input current $V_{IL} = 0$ V at INx	$ \begin{array}{ c c c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} & \textbf{MIN} \\ \hline \textbf{High-level output voltage} & \textbf{I}_{OH} = -2 \text{ mA; see Figure 15} & \textbf{V}_{CCO}^{(1)} - 0.3 \\ \hline \textbf{Low-level output voltage} & \textbf{I}_{OL} = 2 \text{ mA; see Figure 15} \\ \hline \textbf{Rising input voltage threshold} & & & & & & \\ \hline \textbf{Falling input voltage threshold} & & & & & & & \\ \hline \textbf{Input threshold voltage hysteresis} & & & & & & & \\ \hline \textbf{High-level input current} & \textbf{V}_{IH} = \textbf{V}_{CCI}^{(1)} \text{ at INx} \\ \hline \textbf{Low-level input current} & \textbf{V}_{IL} = 0 \text{ V at INx} & & & & & \\ \hline \end{tabular} $	PARAMETERTEST CONDITIONSMINTYPHigh-level output voltage $I_{OH} = -2$ mA; see Figure 15 $V_{CCO}^{(1)} - 0.3$ 3.2Low-level output voltage $I_{OL} = 2$ mA; see Figure 150.1Rising input voltage threshold $0.6 \times V_{CCI}$ $0.6 \times V_{CCI}$ Falling input voltage threshold $0.3 \times V_{CCI}$ $0.4 \times V_{CCI}$ Input threshold voltage hysteresis $0.1 \times V_{CCI}$ $0.2 \times V_{CCI}$ High-level input current $V_{IH} = V_{CCI}^{(1)}$ at INx $-10$	PARAMETERTEST CONDITIONSMINTYPMAXHigh-level output voltage $I_{OH} = -2$ mA; see Figure 15 $V_{CCO}^{(1)} - 0.3$ $3.2$ Low-level output voltage $I_{OL} = 2$ mA; see Figure 15 $0.1$ $0.3$ Rising input voltage threshold $0.6 \times V_{CCI}$ $0.7 \times V_{CCI}$ Falling input voltage threshold $0.3 \times V_{CCI}$ $0.4 \times V_{CCI}$ Input threshold voltage hysteresis $0.1 \times V_{CCI}$ $0.2 \times V_{CCI}$ High-level input current $V_{IH} = V_{CCI}^{(1)}$ at INx $10$ Low-level input current $V_{IL} = 0 \text{ V at INx}$ $-10$

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

## 6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7720							
	V = V (ISO7730) V = 0 V (ISO7730 wi	th E ouffix)	I <sub>CC1</sub>		0.8	1.1	
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7720), $V_I = 0$ V (ISO7720 with F suffix)		I <sub>CC2</sub>		1.1	1.7	
Supply current - DC signal	$V_1 = 0 \text{ V (ISO7720)}, V_1 = V_{CCI} \text{ (ISO7720 with)}$	th E ouffix)	I <sub>CC1</sub>		2.9	4.2	
	V  = 0 V (ISO7720), V  = V <sub>CCI</sub> (ISO7720 WI	III F Sullix)	I <sub>CC2</sub>		1.2	1.9	
	upply current - AC signal  All channels switching with square wave clock input; C <sub>L</sub> = 15 pF  1 Mbps  10 Mbps	1 Mbps	I <sub>CC1</sub>		1.8	2.7	mA
		1 Mbps	I <sub>CC2</sub>		1.2	1.9	IIIA
Supply ourrent AC signal		10 Mbps	I <sub>CC1</sub>		1.9	2.7	
Supply current - AC signal		10 Mbps	I <sub>CC2</sub>		1.9	2.6	
		100 Mbps	I <sub>CC1</sub>		2.2	3.1	
		100 Mbps	I <sub>CC2</sub>		8.6	11	
ISO7721							
Supply current - DC signal	$V_{I} = V_{CCI}$ (ISO7721), $V_{I} = 0 V$ (ISO7721 wi	th F suffix)	I <sub>CC1</sub> , I <sub>CC2</sub>		1	1.6	
Supply current - DC signal	$V_{I} = 0 \text{ V (ISO7721)}, V_{I} = V_{CCI} \text{ (ISO7721)}$	th F suffix)	I <sub>CC1</sub> , I <sub>CC2</sub>		2.2	3.2	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		1.6	2.4	mA
Supply current - AC signal	All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		2	2.8	
-	clock input; C <sub>L</sub> = 15 pF		I <sub>CC1</sub> , I <sub>CC2</sub>		5.6	7	

Product Folder Links: ISO7720 ISO7721



## 6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA; see Figure 15	V <sub>CCO</sub> <sup>(1)</sup> - 0.2	2.45		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA; see Figure 15		0.05	0.2	V
V <sub>IT+(IN)</sub>	Rising input voltage threshold			$0.6 \times V_{\rm CCI}$	$0.7 \times V_{\rm CCI}$	V
V <sub>IT-(IN)</sub>	Falling input voltage threshold		$0.3 \times V_{\rm CCI}$	0.4 x V <sub>CCI</sub>		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 \times V_{CCI}$		V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1200 V; see Figure 17	85	100		kV/μs

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

# 6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
ISO7720			<u> </u>				
	V V (ISO3730) V 0 V (ISO377	20 with Fauffix)	I <sub>CC1</sub>		0.8	1.1	
0 1 20 1	$V_I = V_{CCI}$ (ISO7720), $V_I = 0$ V (ISO7720 with F suffix)		I <sub>CC2</sub>		1.1	1.7	
Supply current - DC signal	V = 0 V (ISO7720) V = V (ISO772	20 with E ouffix)	I <sub>CC1</sub>		2.9	4.2	
	$V_{I} = 0 \text{ V (ISO7720)}, V_{I} = V_{CCI} (ISO772)$	20 Willi F Sullix)	I <sub>CC2</sub>		1.2	1.9	
		1 Mbps	I <sub>CC1</sub>		1.8	2.7	mA
		1 Mbps	I <sub>CC2</sub>		1.3	1.9	IIIA
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub>		1.9	2.7	
Supply current - AC signal			I <sub>CC2</sub>		1.7	2.4	
		100 Mbps	I <sub>CC1</sub>		2.2	3	
		100 Mbps	I <sub>CC2</sub>		6.8	9	
ISO7721		•	•				
Supply current - DC signal	V <sub>I</sub> = V <sub>CCI</sub> (ISO7721), V <sub>I</sub> = 0 V (ISO772	21 with F suffix)	I <sub>CC1</sub> , I <sub>CC2</sub>		1	1.6	•
Supply current - DC signal	V <sub>I</sub> = 0 V (ISO7721), V <sub>I</sub> = V <sub>CCI</sub> (ISO772	21 with F suffix)	I <sub>CC1</sub> , I <sub>CC2</sub>		2.2	3.2	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		1.6	2.4	mA
Supply current - AC signal	All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		1.9	2.7	
		100 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		4.6	6	



## 6.15 Switching Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$	Propagation delay time	Con Figure 45	6	11	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0.5	4.9	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same direction channels			4	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	Con Figure 45		1.8	3.9	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		1.9	3.9	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time $V_{CC}$ goes below 1.7 V. See Figure 16		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		1		ns

<sup>(1)</sup> Also known as pulse skew.

## 6.16 Switching Characteristics—3.3-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 45	6	11	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0.5	5	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same direction channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	Con Figure 45		0.7	3	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		0.7	3	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 16		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		1		ns

<sup>(1)</sup> Also known as pulse skew.

## 6.17 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 15	7.5	12	18.5	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0.5	5.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same direction channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.6	ns
t <sub>r</sub>	Output signal rise time	See Figure 15		1	3.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		1	3.5	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time $V_{CC}$ goes below 1.7 V. See Figure 16		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		1		ns

<sup>(1)</sup> Also known as pulse skew.

Product Folder Links: ISO7720 ISO7721

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.


<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

# TEXAS INSTRUMENTS

#### 6.18 Insulation Characteristics Curves




Submit Documentation Feedback

Copyright © 2016–2019, Texas Instruments Incorporated




## 6.19 Typical Characteristics






## **Typical Characteristics (continued)**






### 7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 15. Switching Characteristics Test Circuit and Voltage Waveforms



- A.  $C_1 = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 16. Default Output Delay Time Test Circuit and Voltage Waveforms



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 17. Common-Mode Transient Immunity Test Circuit




## 8 Detailed Description

#### 8.1 Overview

The ISO772x family of devices has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. These devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 18, shows a functional block diagram of a typical channel.

#### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 18. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 19 shows a conceptual detail of how the OOK scheme works.




Figure 19. On-Off Keying (OOK) Based Modulation Scheme



#### 8.3 Feature Description

The ISO772x family of devices is available in two channel configurations and default output state options to enable a variety of application uses. Table 1 lists the device features of the ISO772x devices.

**Table 1. Device Features** 

PART NUMBER	MAXIMUM DATA RATE	CHANNEL DIRECTION	DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION(1)
				DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO7720	100 Mbps	2 Forward, 0 Reverse	High	DWV-8	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
			D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>	
	100 Mbps 2 Forward, 0 Reverse			DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO7720F		2 Forward, 0 Reverse	Low	DWV-8	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
				DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO7721	100 Mbps	1 Forward, 1 Reverse	High	DWV-8	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
			DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>	
ISO7721F	100 Mbps	1 Forward, 1 Reverse	Low	DWV-8	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
	' l			D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>

<sup>(1)</sup> See the Safety-Related Certifications section for detailed isolation ratings.

#### 8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO772x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

Copyright © 2016–2019, Texas Instruments Incorporated



#### 8.4 Device Functional Modes


Table 2 lists the functional modes for the ISO772x devices.

Table 2. Function Table<sup>(1)</sup>

V <sub>CCI</sub>	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT (OUTx)	COMMENTS
		Н	Н	Normal Operation:
		L	L	A channel output assumes the logic state of the input.
PU	PU	Open	Default	Default mode: When INx is open, the corresponding channel output goes to the default logic state. The default is <i>High</i> for ISO772x and <i>Low</i> for ISO772x with F suffix.
PD	PU	x	Default	Default mode: When $V_{\text{CCI}}$ is unpowered, a channel output assumes the logic state based on the selected default option. The default is $\textit{High}$ for ISO772x and $\textit{Low}$ for ISO772x with F suffix. When $V_{\text{CCI}}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{\text{CCI}}$ transitions from powered-up to unpowered, channel output assumes the selected default state.
х	PD	Х	Undetermined	When V <sub>CCO</sub> is unpowered, a channel output is undetermined <sup>(3)</sup> . When V <sub>CCO</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of the input

- (1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered up ( $V_{CC} \ge 2.25$  V); PD = Powered down ( $V_{CC} \le 1.7$  V); X = Irrelevant; H = High level; L = Low level
- (2) A strongly driven input signal can weakly power the floating V<sub>CC</sub> via an internal protection diode and cause undetermined output.
- 3) The outputs are in undetermined state when 1.7 V < V<sub>CCI</sub>, V<sub>CCO</sub> < 2.25 V.

#### 8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 20. Device I/O Schematics



## 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant the accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The ISO772x devices are high-performance, dual-channel digital isolators. The devices use single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu C$  or UART), and a data converter or a line transceiver, regardless of the interface type or standard.



## 9.2 Typical Application

The ISO7721 device can be used with Texas Instruments' mixed signal microcontroller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4-mA to 20-mA current loop.




Figure 21. Isolated 4-mA to 20-mA Current Loop



## **Typical Application (continued)**

## 9.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 3.

**Table 3. Design Parameters** 

PARAMETER	VALUE
Supply voltage, V <sub>CC1</sub> and V <sub>CC2</sub>	2.25 V to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF

#### 9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO772x devices only require two external bypass capacitors to operate.





Figure 22. Typical ISO7721 Circuit Hook-up

Copyright © 2016–2019, Texas Instruments Incorporated



#### 9.2.3 Application Curve

The following typical eye diagrams of the ISO772x family of devices indicate low jitter and wide open eye at the maximum data rate of 100 Mbps.



#### 9.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 25 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

Figure 26 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1500  $V_{RMS}$  with a lifetime of 135 years. Other factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the component. The working voltage of DW-16 and DWV-8 packages is specified up to 1500  $V_{RMS}$  and D-8 package up to 450  $V_{RMS}$ . At the lower working voltages, the corresponding insulation lifetime is much longer than 135 years.




Figure 25. Test Setup for Insulation Lifetime Measurement






Figure 26. Insulation Lifetime Projection Data



## 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at the input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies or SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies.

## 11 Layout

## 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 27). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the Digital Isolator Design Guide.

#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 11.2 Layout Example




Figure 27. Layout Example

Submit Documentation Feedback

Copyright © 2016–2019, Texas Instruments Incorporated



## 12 Device and Documentation Support

## 12.1 Device Support

#### 12.1.1 Development Support

For development support, refer to:

- Isolated CAN Flexible Data (FD) Rate Repeater Reference Design
- Isolated 16-Channel AC Analog Input Module Reference Design Using Dual Simultaneously Sampled ADCs
- Polyphase Shunt Metrology with Isolated AFE Reference Design
- Reference Design for Power-Isolated Ultra-Compact Analog Output Module

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, How to use isolation to improve ESD, EFT and Surge immunity in industrial systems application report
- Texas Instruments, Isolation Glossary
- Texas Instruments, DAC161P997 Single-Wire 16-bit DAC for 4- to 20-mA Loops data sheet
- Texas Instruments, MSP430G2132 Mixed Signal Microcontroller data sheet
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators data sheet

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7720	Click here	Click here	Click here	Click here	Click here
ISO7721	Click here	Click here	Click here	Click here	Click here

#### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.6 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

Copyright © 2016–2019, Texas Instruments Incorporated



### 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




**D0008B** 



## PACKAGE OUTLINE

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
- This dimension does not include interlead flash.
   Reference JEDEC registration MS-012, variation AA.






## **EXAMPLE BOARD LAYOUT**

## **D0008B**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






## **EXAMPLE STENCIL DESIGN**

## **D0008B**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




**DW0016B** 





## **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.

www.ti.com




## **EXAMPLE BOARD LAYOUT**

# **DW0016B**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


www.ti.com



## **EXAMPLE STENCIL DESIGN**

# **DW0016B**

## SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.

www.ti.com




**DWV0008A** 



## PACKAGE OUTLINE

## SOIC - 2.8 mm max height



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.






## **EXAMPLE BOARD LAYOUT**

## **DWV0008A**

SOIC - 2.8 mm max height



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






### **EXAMPLE BOARD LAYOUT**

# **DWV0008A**

SOIC - 2.8 mm max height



- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.







5-Jul-2019

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ISO7720D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720	Samples
ISO7720DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720	Samples
ISO7720DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7720	Samples
ISO7720DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7720	Samples
ISO7720DWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720	Samples
ISO7720DWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720	Samples
ISO7720FD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720F	Samples
ISO7720FDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720F	Samples
ISO7720FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7720F	Samples
ISO7720FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7720F	Samples
ISO7720FDWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720F	Samples
ISO7720FDWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7720F	Samples
ISO7721D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721	Samples
ISO7721DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721	Samples
ISO7721DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7721	Samples
ISO7721DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7721	Samples
ISO7721DWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721	Samples



# PACKAGE OPTION ADDENDUM

5-Jul-2019

Orderable Device	Status	Package Type	_		Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ISO7721DWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721	Samples
ISO7721FD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721F	Samples
ISO7721FDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721F	Samples
ISO7721FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7721F	Samples
ISO7721FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7721F	Samples
ISO7721FDWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721F	Samples
ISO7721FDWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7721F	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

5-Jul-2019

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO7720, ISO7721:

Automotive: ISO7720-Q1, ISO7721-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7720DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7720DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7720DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO7720FDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7720FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7720FDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO7721DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7721DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7721DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO7721FDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7721FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7721FDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

www.ti.com 26-Feb-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7720DR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7720DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7720DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
ISO7720FDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7720FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7720FDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
ISO7721DR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7721DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7721DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
ISO7721FDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7721FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7721FDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.





### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated