```
// ARM CPU Team + Joseph Decuir
      // 2/23/24
      // start: ARM_L4DP, from 2020
     // add: GPIO access
 5
     // add: single step and choice
 6
     // add manual reset
     // add local wire display
// add local bus display
// add local ROM replacement
 8
 9
10
      // add byte access - sequential
11
12
     module ARM_DE10(
13
         input ADC_CLK_10, MAX10_CLK1_50, MAX10_CLK2_50,
14
                              [7:0]
                                         HEXO, HEX1, HEX2, HEX3, HEX4, HEX5,
         output
                              [1:0]
15
         input
                                         KEY,
16
         output
                              [9:0]
                                          LEDR,
17
                              [9:0]
         input
                                          SW,
                             [35:0]
18
         inout
                                         ARMGPIO );
19
20
     wire_clk, MemWrite;
21
                                 // display data bus
      reg [7:0] DB, Membus;
      // manual clock generation, using RS-NAND logic
// start by pressing KEY[1]; delay resets it
22
23
24
     wire DCLK, NCLK, CRES; // RSNAND outputs
reg [31:0] CDIV; // define 32-bit counter
always @(*) begin // start always delay block
if (DCLK=0) CDIV = 0; // if CLK off, reset counter
25
26
27
28
                                     // otherwise count up
         else CDIV = CDIV+1;
29
                                     // end clock counter
      assign CRES = CDIV[28];
                                   // fixed delay from 50 MHz clock
30
      assign DCLK = ~(KEY[1] & NCLK);
assign NCLK = ~(CRES & DCLK);
31
32
33
34
      // switch control clock
35
      always @(*) if(SW[9]) clk = DCLK;
36
         else clk = MAX10_CLK1_50;
37
                                    // manual reset
38
      assign reset = ~KEY[0];
39
      always @(*) if(SW[8]) DB = SW[7:0];
40
41
         else DB = Membus;
42
43
      // FSM inputs: Clock, Reset, Step
44
      // manual FSM counter Reset
     // logic clk, reset, MemWrite; // main bus clock, reset and R/W
logic [31:0] WriteData, ReadData, DataAdr; // 3 32-bit numbers
wire [7:0] MemBus;
45
46
47
48
      // assign MemBus = ARMGPIO[7:0];
49
50
      // main memory test code
51
      initial DataAdr = 0;
52
      always @(posedge AS) begin
                                               // loop
53
54
      DataAdr <= DataAdr + 1;</pre>
      if (DataAdr == 96) DataAdr <= 0;</pre>
55
      end
56
      // memory test logic state machine (use before ARM)
57
     58
59
60
61
      bus = (bus + 1);
      if (bus==30) bus = 0;
62
63
      case (bus)
64
      // read from ROM
65
      0: begin AS=0; RD=0; WR=0; WE=0; ROM <= 1; RAM <= 0; end
      1: AS=1; // assert Address strobe
66
67
                   // assert Read
      2: RD=1;
68
      9: MemBus <= ARMGPIO[7:0]; // capture 1st byte
69
      // write to RAM
      10: begin AS=0; RD=0; WR=0; WE=0; ROM <=0; RAM <=1; end
70
71
                   // assert Address strobe
// assert Read
      11: AS=1;
72
      12: WR=1;
      19: ARMGPIO[7:0] <= MemBus;</pre>
```

```
// read from RAM
 75
       20: begin AS=0; RD=0; WR=0; WE=0; ROM <=0; RAM <=1; end
 76
                          // assert Address strobe
       21: AS=1:
 77
                          // assert Read
 78
       29: MemBus \leftarrow ARMGPIO[7:0];
 79
       endcase
 80
       end
 81
 82
       logic ROM, RAM, RD, WR, WE, AS; // chip selects, data strobes, address strobe
 83
       assign ARMGPIO[35] = clk;
 84
 85
              ARMBusGPIO[34] not define yet
 86
       assign ARMGPIO[33] = \simAS; // AS, active low
 87
       // reserved for Reset button
       assign ARMGPIO[32] = DataAdr[16];
 88
                                                        // A16
       // assign reset = ~ARMGPIO[31]; // RES, active low
assign ARMGPIO[30] = ~WE; // WE, active low
assign ARMGPIO[20] = ~POM:
 89
 90
       assign ARMGPIO[29] = \sim ROM;
 91
       assign ARMGPIO[28] = ~RAM;
 92
 93
       assign ARMGPIO[27] = \simRD;
                                        // RD, active low
                                        // WR, active low
 94
       assign ARMGPIO[26] = \sim WR;
 95
              ARMBusGPIO[25:24] not defined yet
       assign ARMGPIO[23:8] = DataAdr[15:0]; // A15-A0 assign ARMGPIO[7:0] = 8'bZ; // set Data bus to high Z, for reads //always @(posedge AS) MemBus = ARMGPIO[7:0];
 96
 97
 98
 99
100
       // display AB15-AB0, DB7-DB0 on Hex digits
       seg7 D5(DataAdr[15:12], HEX5);// A15-A12
101
       seg7 D4(DataAdr[11:8], HEX4); // A11-A8
seg7 D3(DataAdr[7:4], HEX3); // A7-A4
seg7 D2(DataAdr[3:0], HEX2); // A3-A0
seg7 D1(DB[7:4], HEX1); // D7-D4
seg7 D0(DB[3:0], HEX0); // D3-D0
102
103
104
105
106
107
       assign LEDR[9] = clk;
assign LEDR[8] = AS;
108
109
110
       assign LEDR[7] = WR;
       assign LEDR[6] = RD;
assign LEDR[5] = ROM;
assign LEDR[4] = RAM;
111
112
113
114
115
       endmodule // ARM_DE10
116
117
       // original ARM_L4DP module
118
119
       // eventually substitute for MemTest
120
121
                                                                       // rename from top
       module arm_L4DP(input logic
                                                    clk, reset,
122
                     output logic [31:0] WriteData, DataAdr,
123
                     output logic
                                              MemWrite);
124
125
         logic [31:0] PC, Instr, ReadData;
126
127
          // instantiate processor and memories
          arm arm(clk, reset, PC, Instr, MemWrite, DataAdr,
128
129
                    WriteData, ReadData);
130
          imem imem(PC, Instr);
131
          dmem dmem(clk, MemWrite, DataAdr, WriteData, ReadData);
132
       endmodule
133
       // replace imem & dmem with phyical memory access (above)
134
135
136
       module dmem(input
                               logic
                                                clk, we,
                       input logic [31:0] a, wd,
137
138
                      output logic [31:0] rd);
139
140
         logic [31:0] RAM[63:0];
141
142
         assign rd = RAM[a[31:2]]; // word aligned
143
144
          always_ff @(posedge clk)
145
            if (we) RAM[a[31:2]] \le wd;
146
       endmodule
```

```
148
      module imem(input logic [31:0] a
149
                    output logic [31:0] rd);
150
151
        logic [31:0] RAM[63:0];
152
153
154
        initial
             $readmemh("memfile.dat",RAM);
155
156
        assign rd = RAM[a[31:2]]; // word aligned
157
      endmodule
158
159
      // replace imem & dmem with phyical memory access (above)
160
161
      module arm(input
                          logic
                                         clk, reset,
                   output logic [31:0] PC,
162
                          logic [31:0] Instr
163
                   input
                   output logic
                                         MemWrite,
164
                   output logic [31:0] ALUResult, WriteData,
165
                   input logic [31:0] ReadData);
166
167
168
        logic [3:0] ALUFlags;
169
         logic
                      RegWrite,
        ALUSrc, MemtoReg, PCSrc;
logic [1:0] RegSrc, ImmSrc; // ALUControl was 2 bits
logic [2:0] ALUControl; // changed to 3 bits
170
171
172
173
174
        controller c(clk, reset, Instr[31:12], ALUFlags,
175
                       RegSrc, RegWrite, ImmSrc,
176
                       ALUSrc, ALUControl,
177
                       MemWrite, MemtoReg, PCSrc);
178
        datapath dp(clk, reset
179
                      RegSrc, RegWrite, ImmSrc,
180
                      ALUSrc, ALUControl,
181
                      MemtoReg, PCSrc,
182
                      ALUFlags, PC, Instr,
183
                      ALUResult, WriteData, ReadData);
184
      endmodule
185
186
      module controller(input
                                  logic
                                                  clk, reset,
                                 logic [31:12] Instr
187
                         input
188
                          input logic [3:0]
                                                  ALUFlags,
                          output logic [1:0]
189
                                                  RegSrc,
190
                          output logic
                                                  RegWrite,
191
                          output logic [1:0]
                                                  ImmSrc,
                          output logic output logic [2:0]
192
                                                  ALUSrc.
193
                                                                      // change to 3 bit
                                                  ALUControl,
                          output logic
194
                                                  MemWrite, MemtoReg,
195
                          output logic
                                                  PCSrc);
196
197
        logic [1:0] FlagW;
198
        logic
                      PCS, RegW, MemW;
199
200
        decode dec(Instr[27:26], Instr[25:20], Instr[15:12],
                     Flagw, PCS, Regw, Memw,
MemtoReg, ALUSrc, ImmSrc, RegSrc, ALUControl);
201
202
203
        condlogic cl(clk, reset, Instr[31:28], ALUFlags,
204
                       Flagw, PCS, Regw, Memw,
205
                       PCSrc, RegWrite, MemWrite);
      endmodule
206
207
208
                              logic [1:0] Op,
logic [5:0] Funct,
      module decode(input
209
                      input
                      input
                              logic [3:0] Rd,
210
                                                     // this needs to decode these
211
                      output logic [1:0] FlagW,
212
                      output logic PCS, RegW, MemW,
213
                      output logic MemtoReg, ALUSrc,
214
                      output logic [1:0] ImmSrc, RegSrc,
                      output logic [2:0] ALUControl);
215
                                                                // change to 3 bits
216
217
        logic [9:0] controls;
218
                      Branch, ALUOp, Test; // Branch, ALUOp & Test
        logic
                                                     // 4 test instructions
219
        assign Test = (Funct[4]&~Funct[3]);
```

```
220
221
         // Main Decoder
222
223
         always_comb
                                // BEE425 project teams need to change here
224
          casex(Op)
225
                                       // Test must inhibit controls[3] = RegW
226
             2'b00:
                                       // Data processing immediate
227
                     if (Funct[5])
                                       controls = \{6'b000010, \sim Test, 3'b001\};
228
                                       // Data processing register
229
                                       controls = {6'b000000, ~Test, 3'b001};
                     else
230
                                       // LDR
             2'b01: if (Funct[0])
                                       controls = 10'b0001111000;
231
232
                                       // STR
233
                     else
                                       controls = 10'b1001110100;
234
                                       // B
235
             2'b10:
                                       controls = 10'b0110100010;
236
                                       // Unimplemented
237
                                       controls = 10'bx:
             default:
238
          endcase
239
240
         assign {RegSrc, ImmSrc, ALUSrc, MemtoReg,
241
                   RegW, MemW, Branch, ALUOp} = controls;
242
243
         // ALU Decoder
                                         expanded with new DP instructions
         always_comb
244
245
            if (ALUOp) begin
                                                   // still needs FlagW setting
246
              case(Funct[4:1])
247
               4'b0000: ALUControl = 3'b010; // AND
               4'b0001: ALUControl = 3'b100; // EOR
248
               4'b0010: ALUControl = 3'b001; //
249
                                                      SUB
               4'b0011: ALUControl = 3'bx;
250
                                                      RSB not supported yet
               4'b0100: ALUContro] = 3'b000; // ADD
251
               4'b0101: ALUControl = 3'b000; // ADC (need to enable CI)
252
               4'b0110: ALUControl = 3'b011; // SBC (need to enable CI)
253
               4'b0111: ALUControl = 3'bx;
                                                   // RSC not supported yet
254
255
               4'b1000: ALUControl = 3'b010; // TST does AND, write flags
256
               4'b1001: ALUControl = 3'b100; // TEQ does EOR, write flags
               4'b1010: ALUControl = 3'b001; // CMP does SUB, write flags
257
258
               4'b1011: ALUControl = 3'b000; // CMN does ADD, write flags
259
               4'b1100: ALUControl = 3'b011; // ORR
               4'b1101: ALUControl = 3'b101; // MOV sets ALU passthrough B, C
260
               4'b1110: ALUControl = 3'bx;
261
                                                   // BTC not supported
               4'b1111: ALUControl = 3'bx;
262
                                                   // MVN not supported
263
              endcase
          // update flags if S bit is set or Test instructions
// (C & V only updated for arith or shift instructions)
Flagw[1] = Funct[0] | Test; // Flagw[1] = S-bit or Test
// Flagw[0] = S-bit & (ADD | SUB | MOV/shift)
264
265
266
267
                 agw[0] = Test \mid (Funct[0] \& // ADD, SUB or MOV/Shift (ALUControl==3'b000 | ALUControl==3'b001 | ALUControl==3'b101);
              FlagW[0] = Test | (Funct[0] &
268
269
              nd else begin // not ALUOp

ALUControl = 3'b000; // add for non-DP instructions
FlagW = 2'b00; // don't update Flags
270
            end else begin
271
272
273
274
275
         // PC Logic
276
         assign PCS = ((Rd == 4'b1111) \& RegW) | Branch;
277
       endmodule
278
279
       module condlogic(input
                                                  clk, reset,
                                   logic
                                   logic [3:0] Cond,
logic [3:0] ALUFlags,
logic [1:0] Flagw,
280
                           input
281
                           input
282
                           input
283
                           input
                                   logic
                                                  PCS, RegW, MemW,
284
                           output logic
                                                  PCSrc, RegWrite, MemWrite);
285
286
         logic [1:0] FlagWrite;
287
         logic [3:0] Flags;
288
                       CondEx:
         logic
289
290
         flopenr #(2)flagreg1(clk, reset, FlagWrite[1]
291
                                  ALUFlags[3:2], Flags[3:2]);
         flopenr #(2)flagreg0(clk, reset, Flagwrite[0],
292
```

```
ALUFlags[1:0], Flags[1:0]);
294
295
         // write controls are conditional
        condcheck cc(Cond, Flags, CondEx);
296
        assign FlagWrite = FlagW & {2{CondEx}};
297
        assign RegWrite = RegW & CondEx;
assign MemWrite = MemW & CondEx;
298
299
300
         assign PCSrc
                            = PCS
                                     & CondEx;
301
      endmodule
302
303
      module condcheck(input
                                 logic [3:0] Cond,
304
                          input
                                 logic [3:0] Flags,
305
                          output logic
                                               CondEx);
306
307
        logic neg, zero, carry, overflow, ge;
308
309
        assign {neg, zero, carry, overflow} = Flags;
        assign ge = (neg == overflow);
310
311
312
        always_comb
313
           case(Cond)
314
             4'b0000: CondEx = zero;
                                                      // EQ
             4'b0001: CondEx = ~zero;
315
                                                      // NE
                                                      // cs
// cc
             4'b0010: CondEx = carry;
316
             4'b0011: CondEx = \simcarry;
317
                                                      // MI
             4'b0100: CondEx = neg;
318
319
             4'b0101: CondEx = \simneg;
             4'b0110: CondEx = overflow;
                                                      // vs
320
321
             4'b0111: CondEx = ~overflow;
                                                      // VC
                                                     // HI
// LS
// GE
             4'b1000: CondEx = carry & ~zero;
322
             4'b1001: CondEx = \sim(carry & \simzero);
323
             4'b1010: CondEx = ge;
324
             4'b1011: CondEx = \simge;
                                                      // LT
325
                                                      // GT
326
             4'b1100: CondEx = ~zero & ge;
             4'b1101: CondEx = \sim(\simzero & ge);
                                                      // LE
327
             4'b1110: CondEx = 1'b1;
                                                      // Always
328
329
             default: CondEx = 1'bx;
                                                      // undefined
330
           endcase
331
      endmodule
332
333
      module datapath(input
                                               clk, reset,
                                logic
334
                                logic [1:0] RegSrc,
                         input
335
                         input
                                logic
                                               RegWrite,
336
                         input
                                logic [1:0] ImmSrc,
337
                                               ALUSrc,
                         input
                                 logic
338
                                 logic [2:0] ALUControl, // change to 3 bit
                         input
339
                         input
                                 logic
                                               MemtoReg,
                                logic
340
                         input
                                               PCSrc
                        output logic [3:0] ALUFlags,
341
342
                        output logic [31:0] PC,
                               logic [31:0] Instr,
343
                         input
344
                        output logic [31:0] ALUResult, WriteData,
345
                        input logic [31:0] ReadData);
346
347
         logic [31:0] PCNext, PCPlus4, PCPlus8;
         logic [31:0] ExtImm, SrcA, SrcB, Result;
348
349
         logic [31:0] ShiftData;
                                        // new intermediate from shift module
350
         logic [3:0] RA1, RA2;
351
         logic CI, CO;
                              // carry in and carry out from shift module
352
353
         // next PC logic
        mux2 #(32) pcmux(PCPlus4, Result, PCSrc, PCNext);
flopr #(32) pcreg(clk, reset, PCNext, PC);
354
355
        adder #(32) pcadd1(PC, 32'b100, PCPlus4);
adder #(32) pcadd2(PCPlus4, 32'b100, PCPlus8);
356
357
358
359
         // register file logic
                      ralmux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
360
        mux2 \# (4)
361
        mux2 \#(4)
                      ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
                      rf(clk, RegWrite, RA1, RA2, Instr[15:12], Result, PCPlus8,
362
         regfile
363
364
                          SrcA, WriteData);
365
        mux2 \#(32)
                      resmux(ALUResult, ReadData, MemtoReg, Result);
```

```
ext(Instr[23:0], ImmSrc, ExtImm);
366
         extend
367
368
         // insert shift module here, intercepting WriteData -> ShiftData
369
         assign CI = ALUFlags[1];
                                            // preset CI to existing C flag
                      shift(Instr[11:4], WriteData, ShiftData,
370
         Shift
                        CI, CO); // add CI & CO. CO passes to ALU module
371
372
373
         // ALU logic
374
         mux2 #(32)
                      srcbmux(ShiftData, ExtImm, ALUSrc, SrcB);
375
                      alu(SrcA, SrcB, ALUControl, CO, // added from Shift
         alu
376
                           ALUResult, ALUFlags);
377
      endmodule
378
379
      module regfile(input
                                               clk,
                                logic
                                               we3,
380
                        input
                                logic
                               logic [3:0] ra1, ra2 logic [31:0] wd3, r15
381
                        input
                                              ra1, ra2, wa3,
382
                        input
                        output logic [31:0] rd1, rd2);
383
384
385
         logic [31:0] rf[14:0];
386
387
         // three ported register file
388
         // read two ports combinationally
         // write third port on rising edge of clock
389
390
         // register 15 reads PC+8 instead
391
392
         always_ff @(posedge clk)
393
           if (we3) rf[wa3] <= wd3;</pre>
394
         assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
395
396
397
      endmodule
398
                              logic [23:0] Instr,
399
      module extend(input
400
                       input logic [1:0]
                                             ImmSrc
401
                      output logic [31:0] ExtImm);
402
403
         always_comb
404
           case(ImmSrc)
405
                        // 8-bit unsigned immediate
                        ExtImm = \{24'b0, Instr[7:0]\};
406
             2'b00:
407
                        // 12-bit unsigned immediate
408
             2'b01:
                        ExtImm = \{20'b0, Instr[11:0]\};
409
                        // 24-bit two's complement shifted branch
             2'b10: ExtImm = {{6{Instr[23]}}, Instr[23:0], 2'b00};
default: ExtImm = 32'bx; // undefined
410
411
412
           endcase
413
      endmodule
414
415
      module alu (input logic [31:0] a, b,
416
                    input logic [2:0] ALUC,
                    input logic CI, // added
output logic [31:0] Result,
output logic [3:0] ALUF);
417
418
419
420
421
          logic c_out, math, mov;
                                        // carry out, math op, mov op
422
          logic [31:0] sum;
423
          assign math = ~(ALUC[1] | ALUC[2]); // math = ADD or SUB
424
          assign mov = ALUC[2] & ~ALUC[1] & ALUC[2]; // decode MOV
425
426
          always_comb begin
             \{c\_out, sum\} = a + (ALUC[0]? \sim b:b) + ALUC[0]; // sum
427
428
             casex(ALUC)
429
                 3'b00x: Result = sum; //ADD or SUB
                 <mark>3'b010</mark>: Result = a&b; //AND
430
                 <mark>3'b011</mark>: Result = a|b; //OR
431
432
                 3'b100: Result = a^b; //EOR
433
                 3'b101: Result = b;
                                          //MOV
434
                 default: Result = 0;
435
             endcase
436
          end
437
          // ALUFlags -- gives information about the properties of the result
438
          assign ALUF[3] = Result[31];
```

```
439
440
           assign ALUF[0] = \sim (ALUC[0] \land a[31] \land b[31]) \& (sum[31] \land a[31]) \& \sim ALUC[1];
441
442
                         // end alu module
       endmodule
443
       444
                                                        // from WriteData
// shift out to srcbmux
// maps from ALUFlags[1]
445
                      output logic [31:0] SHO, input logic CI,
446
447
                                                        ^{\prime\prime}/ maps to ALUFlags[1]
                      output logic CO);
448
449
       logic [31:0] SHE, SHI; // shift extension and shift intermediate
logic [4:0] shamt5; // 5 bit shift amount, instr[11:7]
logic [1:0] sh; // 2 bit shift type, instr[6:5]
logic SS; // 1 bit shift source, instr[4] (0)
logic SS; // 1 bit shift source, instr[4] (0)
450
451
452
453
454
       assign {shamt5, sh, SS} = Inst[11:4]; // unpack instruction bits
455
456
       always @(*) begin
               case (sh)
457
                                         // decode sh bits
               2'b00:
                          if (shamt5==0) begin
458
459
                          SHO <= RD2; CO <= 0; end
                                                            // MOV
                          else begin SHI <= 0;  // LSL 
{SHE, SHO} <= ({SHI, RD2} << shamt5); 
CO <= SHE[0];  // clip SHE LSB as carry out
460
461
462
463
                          end
                                                        // LSR
464
               2'b01:
                                     SHI <=0;
                          begin
                          {SHE, SHO, CO} <= ({SHI, RD2, CI} >> shamt5);
465
466
                                                // end LSR
467
                                                 // ASR
               2'b10:
                          begin
468
                          if (RD2[31]==1)
                                                 SHI \leftarrow -1; // sign extend
                          else SHI <=0;
469
                          {SHE, SHO, CO} <= ({SHI, RD2, CI} >> shamt5);
470
                                                 // end ASR
471
472
               2'b11:
                          if (shamt5==0) // RRX
473
                          begin
474
                          {SHO, CO} <= {CI, RD2};
                                                // end RRX
// ROR
475
                          end
                          else begin // ROR
{SHI, SHE, CO} <= ({RD2, RD2, CI} >> shamt5);
SHO <= SHI | SHE; // recombine two parts of Rotated number
end // end ROR
476
477
478
479
                          // end decoding sh bits
// end always
480
               endcase
481
           end
482
                          // end shift module
       endmodule
483
484
       module adder #(parameter WIDTH=8)
                         (input logic [WIDTH-1:0] a, b, output logic [WIDTH-1:0] y);
485
486
487
488
          assign y = a + b;
489
       endmodule
490
491
       module flopenr #(parameter WIDTH = 8)
                           (input logic cl
input logic [WIDTH-1:0] d,
492
                                                            clk, reset, en,
493
                            output logic [WIDTH-1:0] q);
494
495
496
          always_ff @(posedge clk, posedge reset)
497
            if (reset)
                           q <= 0;
            else if (en) q <= d;
498
499
       endmodule
500
       module flopr #(parameter WIDTH = 8)
501
                                                         clk, reset,
502
                         (input logic
                          input logic [WIDTH-1:0] d,
503
504
                          output logic [WIDTH-1:0] q);
505
506
          always_ff @(posedge clk, posedge reset)
507
            if (reset) q <= 0;
                          q \ll d;
508
            else
509
       endmodule
510
511
       module mux2 #(parameter WIDTH = 8)
```

```
512
                            (input logic [WIDTH-1:0] d0, d1,
                             input logic
513
514
                             output logic [WIDTH-1:0] y);
515
516
           assign y = s ? d1 : d0;
517
        endmodule
518
        module seg7(input [3:0] hex, output [7:0] segment);
519
520
        reg [7:0] leds;
521
        always@(*) begin
522
        case(hex)
523
                             8'b00111111; // 0 image
             0: leds =
            1: leds = 8'b00000110; // 1 image

2: leds = 8'b01011011; // 2 image

3: leds = 8'b01001111; // 3 image

4: leds = 8'b01100110; // 4 image

5: leds = 8'b01101101; // 5 image
524
525
526
527
528
             6: leds = 8'b01111101; // 6 image
529
             7: leds = 8'b00000111; // 7 image
530
             8: leds = 8'b01111111; // 8 image
531
            9: leds = 8'b01101111; // 9 image

10: leds = 8'b01101111; // 4 image

11: leds = 8'b01111100; // b image

12: leds = 8'b001111001; // C image

13: leds = 8'b01011110; // d image
532
533
534
535
536
             14: leds = 8'b01111001; // E image
537
             15: leds = 8'b01110001; // F image
538
539
             endcase
                          eyment = ~leds; // invert and copy to outputs
// end of seg7
540
             end
541
             assign segment = ~leds;
542
        endmodule
543
```