

```

1  // ARM CPU Team + Joseph Decuir
2  // 2/23/24
3  // start: ARM_L4DP, from 2020
4  // add: GPIO access
5  // add: single step and choice
6  // add manual reset
7  // add local wire display
8  // add local bus display
9  // add local ROM replacement
10 // add byte access - sequential
11
12 module ARM_DE10(
13     input ADC_CLK_10, MAX10_CLK1_50, MAX10_CLK2_50,
14     output [7:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5,
15     input [1:0] KEY,
16     output [9:0] LEDR,
17     input [9:0] SW,
18     inout [35:0] ARMGPIO );
19
20 wire clk, MemWrite;
21 reg [7:0] DB, Membus; // display data bus
22 // manual clock generation, using RS-NAND logic
23 // start by pressing KEY[1]; delay resets it
24 wire DCLK, NCLK, CRES; // RSNAND outputs
25 reg [31:0] CDIV; // define 32-bit counter
26 always @(*) begin // start always delay block
27     if (DCLK==0) CDIV = 0; // if CLK off, reset counter
28     else CDIV = CDIV+1; // otherwise count up
29 end // end clock counter
30 assign CRES = CDIV[28]; // fixed delay from 50 MHz clock
31 assign DCLK = ~(KEY[1] & NCLK);
32 assign NCLK = ~(CRES & DCLK);
33
34 // switch control clock
35 always @(*) if(SW[9]) clk = DCLK;
36 else clk = MAX10_CLK1_50;
37
38 assign reset = ~KEY[0]; // manual reset
39
40 always @(*) if(SW[8]) DB = SW[7:0];
41 else DB = Membus;
42
43 // FSM inputs: Clock, Reset, Step
44 // manual FSM counter Reset
45 // logic clk, reset, MemWrite; // main bus clock, reset and R/W
46 logic [31:0] WriteData, ReadData, DataAdr; // 3 32-bit numbers
47 wire [7:0] MemBus;
48 // assign MemBus = ARMGPIO[7:0];
49
50 // main memory test code
51 initial DataAdr = 0;
52 always @(posedge AS) begin // loop
53     DataAdr <= DataAdr + 1;
54     if (DataAdr == 96) DataAdr <= 0;
55 end
56
57 // memory test logic state machine (use before ARM)
58 initial MemWrite = 0; // this test is read only
59 reg [5:0] bus; // use 30 states = read rom, write ram, read ram
60 always @(posedge clk) begin
61     bus = (bus + 1); //
62     if (bus==30) bus = 0;
63     case (bus)
64         // read from ROM
65         0: begin AS=0; RD=0; WR=0; WE=0; ROM <= 1; RAM <= 0; end
66         1: AS=1; // assert Address strobe
67         2: RD=1; // assert Read
68         9: MemBus <= ARMGPIO[7:0]; // capture 1st byte
69         // write to RAM
70         10: begin AS=0; RD=0; WR=0; WE=0; ROM <=0; RAM <=1; end
71         11: AS=1; // assert Address strobe
72         12: WR=1; // assert Read
73         19: ARMGPIO[7:0] <= MemBus;

```

```

74 // read from RAM
75 20: begin AS=0; RD=0; WR=0; WE=0; ROM <=0; RAM <=1; end
76 21: AS=1; // assert Address strobe
77 22: RD=1; // assert Read
78 29: MemBus <= ARMGPIO[7:0];
79 endcase
80 end
81
82 logic ROM, RAM, RD, WR, WE, AS; // chip selects, data strobes, address strobe
83
84 assign ARMGPIO[35] = clk;
85 // ARMBusGPIO[34] not define yet
86 assign ARMGPIO[33] = ~AS; // AS, active low
87 // reserved for Reset button
88 assign ARMGPIO[32] = DataAdr[16]; // A16
89 // assign reset = ~ARMGPIO[31]; // RES, active low
90 assign ARMGPIO[30] = ~WE; // WE, active low
91 assign ARMGPIO[29] = ~ROM;
92 assign ARMGPIO[28] = ~RAM;
93 assign ARMGPIO[27] = ~RD; // RD, active low
94 assign ARMGPIO[26] = ~WR; // WR, active low
95 // ARMBusGPIO[25:24] not defined yet
96 assign ARMGPIO[23:8] = DataAdr[15:0]; // A15-A0
97 assign ARMGPIO[7:0] = 8'bz; // set Data bus to high Z, for reads
98 //always @(posedge AS) MemBus = ARMGPIO[7:0];
99
100 // display AB15-AB0, DB7-DB0 on Hex digits
101 seg7 D5(DataAdr[15:12], HEX5); // A15-A12
102 seg7 D4(DataAdr[11:8], HEX4); // A11-A8
103 seg7 D3(DataAdr[7:4], HEX3); // A7-A4
104 seg7 D2(DataAdr[3:0], HEX2); // A3-A0
105 seg7 D1(DB[7:4], HEX1); // D7-D4
106 seg7 D0(DB[3:0], HEX0); // D3-D0
107
108 assign LEDR[9] = clk;
109 assign LEDR[8] = AS;
110 assign LEDR[7] = WR;
111 assign LEDR[6] = RD;
112 assign LEDR[5] = ROM;
113 assign LEDR[4] = RAM;
114
115 endmodule // ARM_DE10
116
117
118 // original ARM_L4DP module
119 // eventually substitute for MemTest
120
121 module arm_L4DP(input logic clk, reset, // rename from top
122 output logic [31:0] WriteData, DataAdr,
123 output logic MemWrite);
124
125 logic [31:0] PC, Instr, ReadData;
126
127 // instantiate processor and memories
128 arm arm(clk, reset, PC, Instr, MemWrite, DataAdr,
129 WriteData, ReadData);
130 imem imem(PC, Instr);
131 dmem dmem(clk, MemWrite, DataAdr, WriteData, ReadData);
132 endmodule
133
134 // replace imem & dmem with physical memory access (above)
135
136 module dmem(input logic clk, we,
137 input logic [31:0] a, wd,
138 output logic [31:0] rd);
139
140 logic [31:0] RAM[63:0];
141
142 assign rd = RAM[a[31:2]]; // word aligned
143
144 always_ff @(posedge clk)
145 if (we) RAM[a[31:2]] <= wd;
146 endmodule

```

```

147
148 module imem(input logic [31:0] a,
149             output logic [31:0] rd);
150
151     logic [31:0] RAM[63:0];
152
153     initial
154         $readmemh("memfile.dat",RAM);
155
156     assign rd = RAM[a[31:2]]; // word aligned
157 endmodule
158
159 // replace imem & dmem with physical memory access (above)
160
161 module arm(input logic clk, reset,
162            output logic [31:0] PC,
163            input logic [31:0] Instr,
164            output logic MemWrite,
165            output logic [31:0] ALUResult, WriteData,
166            input logic [31:0] ReadData);
167
168     logic [3:0] ALUFlags;
169     logic
170         RegWrite,
171         ALUSrc, MemtoReg, PCSrc;
172     logic [1:0] RegSrc, ImmSrc; // ALUControl was 2 bits
173     logic [2:0] ALUControl;     // changed to 3 bits
174
175     controller c(clk, reset, Instr[31:12], ALUFlags,
176                 RegSrc, RegWrite, ImmSrc,
177                 ALUSrc, ALUControl,
178                 MemWrite, MemtoReg, PCSrc);
179     datapath dp(clk, reset,
180                RegSrc, RegWrite, ImmSrc,
181                ALUSrc, ALUControl,
182                MemtoReg, PCSrc,
183                ALUFlags, PC, Instr,
184                ALUResult, WriteData, ReadData);
185 endmodule
186
187 module controller(input logic clk, reset,
188                  input logic [31:12] Instr,
189                  input logic [3:0] ALUFlags,
190                  output logic [1:0] RegSrc,
191                  output logic RegWrite,
192                  output logic [1:0] ImmSrc,
193                  output logic ALUSrc,
194                  output logic [2:0] ALUControl, // change to 3 bit
195                  output logic MemWrite, MemtoReg,
196                  output logic PCSrc);
197
198     logic [1:0] FlagW;
199     logic PCS, RegW, MemW;
200
201     decode dec(Instr[27:26], Instr[25:20], Instr[15:12],
202               FlagW, PCS, RegW, MemW,
203               MemtoReg, ALUSrc, ImmSrc, RegSrc, ALUControl);
204     condlogic cl(clk, reset, Instr[31:28], ALUFlags,
205                 FlagW, PCS, RegW, MemW,
206                 PCSrc, RegWrite, MemWrite);
207 endmodule
208
209 module decode(input logic [1:0] Op,
210              input logic [5:0] Funct,
211              input logic [3:0] Rd,
212              output logic [1:0] FlagW, // this needs to decode these
213              output logic PCS, RegW, MemW,
214              output logic MemtoReg, ALUSrc,
215              output logic [1:0] ImmSrc, RegSrc,
216              output logic [2:0] ALUControl); // change to 3 bits
217
218     logic [9:0] controls;
219     logic Branch, ALUOp, Test; // Branch, ALUOp & Test
220     assign Test = (Funct[4]&~Funct[3]); // 4 test instructions

```

```

220
221 // Main Decoder
222
223 always_comb // BEE425 project teams need to change here
224   case(Op)
225       // Test must inhibit controls[3] = RegW
226       2'b00: // Data processing immediate
227           if (Funct[5]) controls = {6'b000010, ~Test, 3'b001};
228           // Data processing register
229           else controls = {6'b000000, ~Test, 3'b001};
230           // LDR
231       2'b01: if (Funct[0]) controls = 10'b0001111000;
232           // STR
233           else controls = 10'b1001110100;
234           // B
235       2'b10: controls = 10'b0110100010;
236           // Unimplemented
237       default: controls = 10'bx;
238   endcase
239
240 assign {RegSrc, ImmSrc, ALUSrc, MemtoReg,
241        RegW, MemW, Branch, ALUOp} = controls;
242
243 // ALU Decoder expanded with new DP instructions
244 always_comb
245   if (ALUOp) begin // still needs FlagW setting
246       case(Funct[4:1])
247           4'b0000: ALUControl = 3'b010; // AND
248           4'b0001: ALUControl = 3'b100; // EOR
249           4'b0010: ALUControl = 3'b001; // SUB
250           4'b0011: ALUControl = 3'bx; // RSB not supported yet
251           4'b0100: ALUControl = 3'b000; // ADD
252           4'b0101: ALUControl = 3'b000; // ADC (need to enable CI)
253           4'b0110: ALUControl = 3'b011; // SBC (need to enable CI)
254           4'b0111: ALUControl = 3'bx; // RSC not supported yet
255           4'b1000: ALUControl = 3'b010; // TST does AND, write flags
256           4'b1001: ALUControl = 3'b100; // TEQ does EOR, write flags
257           4'b1010: ALUControl = 3'b001; // CMP does SUB, write flags
258           4'b1011: ALUControl = 3'b000; // CMN does ADD, write flags
259           4'b1100: ALUControl = 3'b011; // ORR
260           4'b1101: ALUControl = 3'b101; // MOV sets ALU passthrough B, C
261           4'b1110: ALUControl = 3'bx; // BTC not supported
262           4'b1111: ALUControl = 3'bx; // MVN not supported
263       endcase
264       // update flags if S bit is set or Test instructions
265       // (C & V only updated for arith or shift instructions)
266       FlagW[1] = Funct[0] | Test; // FlagW[1] = S-bit or Test
267       // FlagW[0] = S-bit & (ADD | SUB | MOV/shift)
268       FlagW[0] = Test | (Funct[0] & // ADD, SUB or MOV/Shift
269                           (ALUControl==3'b000 | ALUControl==3'b001 | ALUControl==3'b101));
270   end else begin // not ALUOp
271       ALUControl = 3'b000; // add for non-DP instructions
272       FlagW = 2'b00; // don't update Flags
273   end
274
275 // PC Logic
276 assign PCS = ((Rd == 4'b1111) & RegW) | Branch;
277 endmodule
278
279 module condlogic(input logic clk, reset,
280                 input logic [3:0] Cond,
281                 input logic [3:0] ALUFlags,
282                 input logic [1:0] FlagW,
283                 input logic PCS, RegW, MemW,
284                 output logic PCSrc, RegWrite, MemWrite);
285
286 logic [1:0] FlagWrite;
287 logic [3:0] Flags;
288 logic CondEx;
289
290 flopenr #(2)flagreg1(clk, reset, FlagWrite[1],
291                     ALUFlags[3:2], Flags[3:2]);
292 flopenr #(2)flagreg0(clk, reset, FlagWrite[0],

```

```

293         ALUFlags[1:0], Flags[1:0]);
294
295     // write controls are conditional
296     condcheck cc(Cond, Flags, CondEx);
297     assign FlagWrite = FlagW & {2{CondEx}};
298     assign RegWrite  = RegW  & CondEx;
299     assign MemWrite  = MemW  & CondEx;
300     assign PCSrc     = PCS   & CondEx;
301 endmodule
302
303 module condcheck(input  logic [3:0] Cond,
304                 input  logic [3:0] Flags,
305                 output logic      CondEx);
306
307     logic neg, zero, carry, overflow, ge;
308
309     assign {neg, zero, carry, overflow} = Flags;
310     assign ge = (neg == overflow);
311
312     always_comb
313     case(Cond)
314         4'b0000: CondEx = zero;           // EQ
315         4'b0001: CondEx = ~zero;         // NE
316         4'b0010: CondEx = carry;         // CS
317         4'b0011: CondEx = ~carry;        // CC
318         4'b0100: CondEx = neg;           // MI
319         4'b0101: CondEx = ~neg;          // PL
320         4'b0110: CondEx = overflow;      // VS
321         4'b0111: CondEx = ~overflow;     // VC
322         4'b1000: CondEx = carry & ~zero; // HI
323         4'b1001: CondEx = ~(carry & ~zero); // LS
324         4'b1010: CondEx = ge;            // GE
325         4'b1011: CondEx = ~ge;           // LT
326         4'b1100: CondEx = ~zero & ge;    // GT
327         4'b1101: CondEx = ~(~zero & ge); // LE
328         4'b1110: CondEx = 1'b1;         // Always
329         default: CondEx = 1'bx;         // undefined
330     endcase
331 endmodule
332
333 module datapath(input  logic      clk, reset,
334                input  logic [1:0] RegSrc,
335                input  logic      RegWrite,
336                input  logic [1:0] ImmSrc,
337                input  logic      ALUSrc,
338                input  logic [2:0] ALUControl, // change to 3 bit
339                input  logic      MemtoReg,
340                input  logic      PCSrc,
341                output logic [3:0] ALUFlags,
342                output logic [31:0] PC,
343                input  logic [31:0] Instr,
344                output logic [31:0] ALUResult, WriteData,
345                input  logic [31:0] ReadData);
346
347     logic [31:0] PCNext, PCPlus4, PCPlus8;
348     logic [31:0] ExtImm, SrcA, SrcB, Result;
349     logic [31:0] ShiftData; // new intermediate from shift module
350     logic [3:0] RA1, RA2;
351     logic CI, CO; // carry in and carry out from shift module
352
353     // next PC logic
354     mux2 #(32) pcmux(PCPlus4, Result, PCSrc, PCNext);
355     flopr #(32) pcreg(clk, reset, PCNext, PC);
356     adder #(32) pcadd1(PC, 32'b100, PCPlus4);
357     adder #(32) pcadd2(PCPlus4, 32'b100, PCPlus8);
358
359     // register file logic
360     mux2 #(4) ralmux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
361     mux2 #(4) ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
362     regfile rf(clk, RegWrite, RA1, RA2,
363                Instr[15:12], Result, PCPlus8,
364                SrcA, WriteData);
365     mux2 #(32) resmux(ALUResult, ReadData, MemtoReg, Result);

```

```

366     extend      ext(Instr[23:0], ImmSrc, ExtImm);
367
368     // insert shift module here, intercepting WriteData -> ShiftData
369     assign CI = ALUFlags[1]; // preset CI to existing C flag
370     Shift      shift(Instr[11:4], WriteData, ShiftData,
371                     CI, CO); // add CI & CO. CO passes to ALU module
372
373     // ALU logic
374     mux2 #(32) srcbmux(ShiftData, ExtImm, ALUSrc, SrcB);
375     alu        alu(SrcA, SrcB, ALUControl, CO, // added from Shift
376                  ALUResult, ALUFlags);
377 endmodule
378
379 module regfile(input logic      clk,
380               input logic      we3,
381               input logic [3:0] ra1, ra2, wa3,
382               input logic [31:0] wd3, r15,
383               output logic [31:0] rd1, rd2);
384
385     logic [31:0] rf[14:0];
386
387     // three ported register file
388     // read two ports combinationaly
389     // write third port on rising edge of clock
390     // register 15 reads PC+8 instead
391
392     always_ff @(posedge clk)
393         if (we3) rf[wa3] <= wd3;
394
395     assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
396     assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
397 endmodule
398
399 module extend(input logic [23:0] Instr,
400              input logic [1:0] ImmSrc,
401              output logic [31:0] ExtImm);
402
403     always_comb
404         case(ImmSrc)
405             // 8-bit unsigned immediate
406             2'b00: ExtImm = {24'b0, Instr[7:0]};
407             // 12-bit unsigned immediate
408             2'b01: ExtImm = {20'b0, Instr[11:0]};
409             // 24-bit two's complement shifted branch
410             2'b10: ExtImm = {{6{Instr[23]}}, Instr[23:0], 2'b00};
411             default: ExtImm = 32'bx; // undefined
412         endcase
413 endmodule
414
415 module alu (input logic [31:0] a, b,
416            input logic [2:0] ALUC,
417            input logic CI, // added
418            output logic [31:0] Result,
419            output logic [3:0] ALUF);
420
421     logic c_out, math, mov; // carry out, math op, mov op
422     logic [31:0] sum;
423     assign math = ~(ALUC[1] | ALUC[2]); // math = ADD or SUB
424     assign mov = ALUC[2] & ~ALUC[1] & ALUC[0]; // decode MOV
425
426     always_comb begin
427         {c_out, sum} = a + (ALUC[0] ? ~b:b) + ALUC[0]; // sum
428         casex(ALUC)
429             3'b00x: Result = sum; //ADD or SUB
430             3'b010: Result = a&b; //AND
431             3'b011: Result = a|b; //OR
432             3'b100: Result = a^b; //EOR
433             3'b101: Result = b; //MOV
434             default: Result = 0;
435         endcase
436     end
437     // ALUFlags -- gives information about the properties of the result
438     assign ALUF[3] = Result[31];

```

```

439     assign ALUF[2] = &(~Result); // investigate bug here
440     assign ALUF[1] = (c_out & math) | (CI & mov); // CO = math or mov
441     assign ALUF[0] = ~(ALUC[0] ^ a[31] ^ b[31]) & (sum[31] ^ a[31]) & ~ALUC[1];
442 endmodule // end alu module
443
444 module Shift(input logic [11:4] Inst, // upper 8 bits of Src2 field
445             input logic [31:0] RD2, // from WriteData
446             output logic [31:0] SHO, // shift out to srcbmux
447             input logic CI, // maps from ALUFlags[1]
448             output logic CO); // maps to ALUFlags[1]
449
450 logic [31:0] SHE, SHI; // shift extension and shift intermediate
451 logic [4:0] shamt5; // 5 bit shift amount, instr[11:7]
452 logic [1:0] sh; // 2 bit shift type, instr[6:5]
453 logic SS; // 1 bit shift source, instr[4] (0)
454 assign {shamt5, sh, SS} = Inst[11:4]; // unpack instruction bits
455
456 always @(*) begin
457     case (sh) // decode sh bits
458         2'b00: if (shamt5==0) begin
459                 SHO <= RD2; CO <= 0; end // MOV
460             else begin SHI <= 0; // LSL
461                     {SHE, SHO} <= ({SHI, RD2} << shamt5);
462                     CO <= SHE[0]; // clip SHE LSB as carry out
463                 end
464         2'b01: begin SHI <= 0; // LSR
465                 {SHE, SHO, CO} <= ({SHI, RD2, CI} >> shamt5);
466             end // end LSR
467         2'b10: begin // ASR
468                 if (RD2[31]==1) SHI <= -1; // sign extend
469                 else SHI <= 0;
470                 {SHE, SHO, CO} <= ({SHI, RD2, CI} >> shamt5);
471             end // end ASR
472         2'b11: if (shamt5==0) // RRX
473                 begin
474                     {SHO, CO} <= {CI, RD2};
475                 end // end RRX
476             else begin // ROR
477                 {SHI, SHE, CO} <= ({RD2, RD2, CI} >> shamt5);
478                 SHO <= SHI | SHE; // recombine two parts of Rotated number
479             end // end ROR
480     endcase // end decoding sh bits
481 end // end always
482 endmodule // end shift module
483
484 module adder #(parameter WIDTH=8)
485     (input logic [WIDTH-1:0] a, b,
486      output logic [WIDTH-1:0] y);
487
488     assign y = a + b;
489 endmodule
490
491 module flopenr #(parameter WIDTH = 8)
492     (input logic clk, reset, en,
493      input logic [WIDTH-1:0] d,
494      output logic [WIDTH-1:0] q);
495
496     always_ff @(posedge clk, posedge reset)
497         if (reset) q <= 0;
498         else if (en) q <= d;
499 endmodule
500
501 module flopr #(parameter WIDTH = 8)
502     (input logic clk, reset,
503      input logic [WIDTH-1:0] d,
504      output logic [WIDTH-1:0] q);
505
506     always_ff @(posedge clk, posedge reset)
507         if (reset) q <= 0;
508         else q <= d;
509 endmodule
510
511 module mux2 #(parameter WIDTH = 8)

```



```
512         (input logic [WIDTH-1:0] d0, d1,
513          input logic s,
514          output logic [WIDTH-1:0] y);
515
516     assign y = s ? d1 : d0;
517 endmodule
518
519 module seg7(input [3:0] hex, output [7:0] segment);
520     reg [7:0] leds;
521     always@(*) begin
522         case(hex)
523             0: leds = 8'b00111111; // 0 image
524             1: leds = 8'b00000110; // 1 image
525             2: leds = 8'b01011011; // 2 image
526             3: leds = 8'b01001111; // 3 image
527             4: leds = 8'b01100110; // 4 image
528             5: leds = 8'b01101101; // 5 image
529             6: leds = 8'b01111101; // 6 image
530             7: leds = 8'b00000111; // 7 image
531             8: leds = 8'b01111111; // 8 image
532             9: leds = 8'b01101111; // 9 image
533             10: leds = 8'b01110111; // A image
534             11: leds = 8'b01111100; // b image
535             12: leds = 8'b00111001; // C image
536             13: leds = 8'b01011110; // d image
537             14: leds = 8'b01111001; // E image
538             15: leds = 8'b01110001; // F image
539         endcase
540     end
541     assign segment = ~leds; // invert and copy to outputs
542 endmodule // end of seg7
543
```