ESD Protection Diode

Low Clamping Voltage

The NUP4114 ESD protection diode array is designed to protect high speed data lines from ESD. Ultra-low capacitance and high level of ESD protection make these devices well suited for use in USB 2.0 high speed applications.

Features

- Low Clamping Voltage
- Low Capacitance (<0.6 pF Typical, I/O to GND)
- Low Leakage
- Response Time is Typically < 1.0 ns
- IEC61000-4-2 Level 4 ESD Protection
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- LVDS
- USB 2.0 High Speed Data Line and Power Line Protection
- Digital Video Interface (DVI) and HDMI
- Gigabit Ethernet
- Monitors and Flat Panel Displays
- Notebook Computers

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

| Rating | Symbol | Value | Unit |
|--|------------------|--------------------------------|------|
| Operating Junction Temperature Range | T_J | -40 to +125 | °C |
| Storage Temperature Range | T _{stg} | -55 to +150 | °C |
| Lead Solder Temperature – Maximum (10 Seconds) | TL | 260 | °C |
| IEC 61000-4-2 Contact IEC 61000-4-2 Air ISO 10605 330 pF / 330 Ω Contact ISO 10605 330 pF / 2 kΩ Contact ISO 10605 150 pF / 2 kΩ Contact | ESD | ±8 ±15 ±10 ±21 ±30 | kV |


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note <u>AND8308/D</u> for further description of survivability specs.



ON Semiconductor®

www.onsemi.com







SC-88 W1 SUFFIX CASE 419B





SC-88 W1 SUFFIX CASE 419B





TSOP-6 CASE 318G STYLE 12





SOT-563 CASE 463A



XXX = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

| ١ ٨ | <u>'</u> |
|-----------------|--|
| Symbol | Parameter |
| I _{PP} | Maximum Reverse Peak Pulse Current |
| V _C | Clamping Voltage @ IPP |
| V_{RWM} | Working Peak Reverse Voltage |
| I _R | Maximum Reverse Leakage Current @ V _{RWM} |
| V_{BR} | Breakdown Voltage @ I _T |
| Ι _Τ | Test Current |
| I _F | Forward Current |
| V _F | Forward Voltage @ I _F |
| P _{pk} | Peak Power Dissipation |
| С | Capacitance @ V _R = 0 and f = 1.0 MHz |





^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|----------------------------|-----------------|--|-------------------|-----|-----|------|
| Reverse Working Voltage | V_{RWM} | | | | 5.5 | V |
| Breakdown Voltage | V_{BR} | I _T = 1 mA, (Note 1) | 5.5 | 6.5 | | V |
| Reverse Leakage Current | I _R | V _{RWM} = 5.5 V | | | 1.0 | μΑ |
| Clamping Voltage | V _C | I _{PP} = 1 A (Note 2) | | 8.3 | 10 | V |
| | | I _{PP} = 5 A (Note 3) | | 8.5 | 9.0 | V |
| | | I _{PP} = 8 A (Note 3) | | 9.2 | 10 | V |
| ESD Clamping Voltage | V _C | Per IEC61000-4-2 (Note 4) | See Figures 1 & 2 | | | |
| Maximum Peak Pulse Current | I _{PP} | 8/20 μs Waveform (Note 3) | | | 12 | Α |
| Junction Capacitance | СЛ | V _R = 0 V, f = 1 MHz between I/O Pins and GND | | | 0.6 | pF |
| | | V _R = 0 V, f = 1 MHz between I/O Pins | | | 0.3 | pF |

- 1. V_{BR} is measured at pulse test current I_T . 2. Nonrepetitive current pulse (I/O to GND).
- 3. Nonrepetitive current pulse (Pin 5 to Pin 2)
- 4. For test procedure see Figures 3 and 4 and Application Note AND8307/D.








Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2

IEC 61000-4-2 Spec.

| Level | Test Volt- age (kV) | First Peak Current (A) | Current at 30 ns (A) | Current at 60 ns (A) |
|-------|------------------------|------------------------------|-------------------------|-------------------------|
| 1 | 2 | 7.5 | 4 | 2 |
| 2 | 4 | 15 | 8 | 4 |
| 3 | 6 | 22.5 | 12 | 6 |
| 4 | 8 | 30 | 16 | 8 |




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 5. 8/20 µs Pulse Waveform




Figure 6. 500 MHz Data Pattern

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|-------------------|---------|--------------------|-----------------------|
| NUP4114UCLW1T1G | X2 | | |
| NUP4114UCLW1T2G | X2 | SC-88 (Pb-Free) | 0000 / Table 9 Bard |
| SZNUP4114UCLW1T2G | X2 | | 3000 / Tape & Reel |
| NUP4114UCW1T2G | X4 | | |
| NUP4114UPXV6T1G | Б. | SOT-563 | 1000/7 0.0 |
| NUP4114UPXV6T2G | P4 | (Pb-Free) | 4000 / Tape & Reel |
| NUP4114HMR6T1G | P4H | TSOP-6 | 0000/7 0.0 |
| SZNUP4114HMR6T1G | P4H | (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

APPLICATIONS INFORMATION

The new NUP4114 is a low capacitance ESD diode array designed to protect sensitive electronics such as communications systems, computers, and computer peripherals against damage due to ESD events or transient overvoltage conditions. Because of its low capacitance, it can be used in high speed I/O data lines. The integrated design of the NUP4114 offers low capacitance steering diodes and an ESD diode integrated in a single package (TSOP-6). If a transient condition occurs, the steering diodes will drive the transient to the positive rail of the power supply or to ground. This device protects the power line against overvoltage conditions to avoid damage to the power supply and any downstream components.


NUP4114 Configuration Options

The NUP4114 is able to protect up to four data lines against transient overvoltage conditions by driving them to a fixed reference point for clamping purposes. The steering diodes will be forward biased whenever the voltage on the protected line exceeds the reference voltage (V_f or V_{CC} + V_f). The diodes will force the transient current to bypass the sensitive circuit.

Data lines are connected at pins 1, 3, 4 and 6. The negative reference is connected at pin 2. This pin must be connected directly to ground by using a ground plane to minimize the PCB's ground inductance. It is very important to reduce the PCB trace lengths as much as possible to minimize parasitic inductances.

Option 1


Protection of four data lines and the power supply using V_{CC} as reference.



For this configuration, connect pin 5 directly to the positive supply rail (V_{CC}), the data lines are referenced to the supply voltage. The internal ESD diode prevents overvoltage on the supply rail. Biasing of the steering diodes reduces their capacitance.

Option 2


Protection of four data lines with bias and power supply isolation resistor.



The NUP4114 can be isolated from the power supply by connecting a series resistor between pin 5 and V_{CC} . A 10 k Ω resistor is recommended for this application. This will maintain a bias on the internal ESD and steering diodes, reducing their capacitance.

Option 3


Protection of four data lines using the internal ESD diode as reference.



In applications lacking a positive supply reference or those cases in which a fully isolated power supply is required, the internal ESD can be used as the reference. For these applications, pin 5 is not connected. In this configuration, the steering diodes will conduct whenever the voltage on the protected line exceeds the working voltage of the ESD plus one diode drop ($V_C = V_f + V_{ESD}$).

ESD Protection of Power Supply Lines

When using diodes for data line protection, referencing to a supply rail provides advantages. Biasing the diodes reduces their capacitance and minimizes signal distortion. Implementing this topology with discrete devices does have disadvantages. This configuration is shown below:



Looking at the figure above, it can be seen that when a positive ESD condition occurs, diode D1 will be forward biased while diode D2 will be forward biased when a negative ESD condition occurs. For slower transient conditions, this system may be approximated as follows:


For positive pulse conditions:

$$V_c = V_{CC} + V_{fD1}$$

For negative pulse conditions:

$$V_c = -V_{fD2}$$

ESD events can have rise times on the order of some number of nanoseconds. Under these conditions, the effect of parasitic inductance must be considered. A pictorial representation of this is shown below.



An approximation of the clamping voltage for these fast transients would be:

For positive pulse conditions:

$$V_c = V_{CC} + Vf + (L \text{ diesd/dt})$$

For negative pulse conditions:

$$V_c = -V_f - (L \operatorname{diesp}/\operatorname{dt})$$

As shown in the formulas, the clamping voltage (V_c) not only depends on the Vf of the steering diodes but also on the L diesp/dt factor. A relatively small trace inductance can result in hundreds of volts appearing on the supply rail. This endangers both the power supply and anything attached to that rail. This highlights the importance of good board

layout. Taking care to minimize the effects of parasitic inductance will provide significant benefits in transient immunity.

Even with good board layout, some disadvantages are still present when discrete diodes are used to suppress ESD events across datalines and the supply rail. Discrete diodes with good transient power capability will have larger die and therefore higher capacitance. This capacitance becomes problematic as transmission frequencies increase. Reducing capacitance generally requires reducing die size. These small die will have higher forward voltage characteristics at typical ESD transient current levels. This voltage combined with the smaller die can result in device failure.

The ON Semiconductor NUP4114 was developed to overcome the disadvantages encountered when using discrete diodes for ESD protection. This device integrates an ESD diode within a network of steering diodes.





Figure 7. NUP4114 Equivalent Circuit

During an ESD condition, the ESD current will be driven to ground through the ESD diode as shown below.



The resulting clamping voltage on the protected IC will be:

$$V_c = V_F + V_{ESD}$$
.

The clamping voltage of the ESD diode depends on the magnitude of the ESD current. The steering diodes are fast switching devices with unique forward voltage and low capacitance characteristics.



TSOP-6 CASE 318G-02 **ISSUE V**

12


C SEATING PLANE


DATE 12 JUN 2012

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
- AND E1 ARE DETERMINED AT DATUM H.
 PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

| | MILLIMETERS | | | |
|-----|-------------|------|------|--|
| DIM | MIN | NOM | MAX | |
| Α | 0.90 | 1.00 | 1.10 | |
| A1 | 0.01 | 0.06 | 0.10 | |
| b | 0.25 | 0.38 | 0.50 | |
| С | 0.10 | 0.18 | 0.26 | |
| D | 2.90 | 3.00 | 3.10 | |
| E | 2.50 | 2.75 | 3.00 | |
| E1 | 1.30 | 1.50 | 1.70 | |
| е | 0.85 | 0.95 | 1.05 | |
| L | 0.20 | 0.40 | 0.60 | |
| L2 | 0.25 BSC | | | |
| М | 00 | | 100 | |





DETAIL Z

Н

| STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN | PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 | R BOOST Vz V in | STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD | 3. COLLECTO 4. EMITTER |
|--|---|---|---|--|
| STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER | PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ | 2. DRAIN 3. SOURCE 4. DRAIN | ATE PIN 1. D(OUT)+ 2. GND 3. D(OUT)- 4. D(IN)- 5. VBUS | PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 |
| | | STYLE 15: PIN 1. ANODE | STYLE 16: PIN 1. ANODE/CATHODE | |

SOURCE

CATHODE

DRAIN

3. GATE

5. N/C

| | RECOMMENDED | |
|------------|------------------|--|
| 6. DRAIN 1 | 6. CATHODE/DRAIN | |

SOURCE

CATHODE/DRAIN

5. CATHODE/DRAIN


3. GATE

2. SOURCE 2

DRAIN 2

SOURCE 1

3. GATE 2



DIMENSIONS: MILLIMETERS

| OITLE 4. | STILE S. | STILE U. |
|----------------------------|-------------------------------|-----------------------------|
| PIN 1. N/C | PIN 1. EMITTER 2 | PIN 1. COLLECTOR |
| V in | 2. BASE 2 | 2. COLLECTOR |
| NOT USED | COLLECTOR 1 | 3. BASE |
| GROUND | 4. EMITTER 1 | 4. EMITTER |
| ENABLE | 5. BASE 1 | COLLECTOR |
| 6. LOAD | COLLECTOR 2 | COLLECTOR |
| | | |

| 3. | DRAIN 2 |
|----|----------------|
| 4. | SOURCE 2 |
| 5. | GATE 1 |
| 6. | DRAIN 1/GATE 2 |
| | |
| | _ |

BASE

2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O

STVI E 6

STYLE 12:

CATHODE COLLECTOR

3 ANODE/CATHODE

GENERIC MARKING DIAGRAM*





XXX = Specific Device Code

Α =Assembly Location Υ = Year

W = Work Week

BASE

3.

5. ANODE

FMITTER

COLLECTOR

= Pb-Free Package

XXX = Specific Device Code M = Date Code

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB14888C | Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|--|-------------|
| DESCRIPTION: | TSOP-6 | | PAGE 1 OF 1 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.