


## CHAPTER 2

# **Operational Amplifiers**


## **Lecture 3 (Fall 2019)**

# The ideal Op Amp (operational amplifier)




Basic components are: electronic vacuum tubes (before 60s) and discrete transistors and resistors (up to now).  
The first **IC op amp** was produced in the mid-60s.

**One can do almost anything with op amps!!!**



(a)

**Five terminals**



(b)


The reference grounding point in op-amp based circuits.

**No terminal of the op-amp package is physically connected to ground.**


What is the minimum number of terminals required on an IC package containing 4 op amps?

The op amp shown connected to dc power supplies.

Quad op-amp terminals



# Function and characteristics of the ideal op-amps.



Equivalent circuit of the ideal op amp.

The op-amp is designed to sense the **difference** between the voltage signals applied at its two input terminals ( $v_2 - v_1$ ), multiply this by a number  $A$ , and cause the  $A(v_2 - v_1)$  voltage at output terminal 3,  $v_3 = A(v_2 - v_1)$ .

**All  $v_{1,2,3}$  are between terminal and ground!**

1. Input current = 0 (ideal op-amp).
2. Output voltage is always  $v_3 = A(v_2 - v_1)$  independent on the current drawn into a load impedance.
3. If  $v_2 = v_1 \Rightarrow v_3 = 0$ , an ideal op amp has zero common-mode gain. This is a differential-input, single-ended-output amplifier.


4. “ $A$ ” is called the **differential gain**. Another name of  $A$  is the **open-loop gain**.

**Table 2.1** Characteristics of the Ideal Op Amp

- |   |   |
|---|---|
| → | 1. Infinite input impedance   |
| → | 2. Zero output impedance  |
| → | 3. Zero common-mode gain or, equivalently, infinite common-mode rejection |
| → | 4. Infinite open-loop gain $A$  |
| → | 5. Infinite bandwidth   |

Op amps are not used along

# Differential and common-mode signals



**Figure 2.4** Representation of the signal sources  $v_1$  and  $v_2$  in terms of their differential and common-mode components.

The differential input signal is  $v_{ld} = (v_2 - v_1)$  (2.1)

The common-mode input signal is  $v_{lcm} = 0.5 \times (v_2 + v_1)$  (2.2)

From (2.1) and (2.2):


$$v_1 = v_{lcm} - v_{ld}/2 \quad (2.3) \quad \text{and} \quad v_2 = v_{lcm} + v_{ld}/2 \quad (2.4)$$

**Exercise 2.3.** The internal circuit of a particular op amp can be modeled by this circuit. Express  $v_3$  as a function of  $v_2$  and  $v_1$ . For the case  $G_m = 10 \text{ mA/V}$ ,  $R = 10 \text{ k}\Omega$ , and  $\mu = 100$ , find the value of the open-loop gain  $A$  (in decibels).

Solution: From figure:  $v_3 = \mu v_d$  and

$$v_d = (G_m v_2 - G_m v_1) R = G_m R (v_2 - v_1)$$

Therefore:  $v_3 = \mu G_m R (v_2 - v_1) = A (v_2 - v_1)$




Thus, the open-loop of the op amp is

$$\begin{aligned} A &= \mu G_m R = 100 \times 10 \times 10^{-3} \times 10 \times 10^3 \\ &= 10^4 \text{ V/V or } 80 \text{ dB} \end{aligned}$$

The op amps are not used along.

The inverting closed-loop configuration.



If  $R_2$  is connected between terminals 3 and 1, it applies **negative feedback**.

If  $R_2$  is connected between terminals 3 and 2, it applies **positive feedback**.

We say that  $R_2$  *closes the loop* around op amp.


Note that terminal 2 is grounded.

The closed-loop gain  $G$  is defined as  $G \equiv \frac{v_0}{v_I}$ , note  $v_I \neq v_1$ !!!

# The closed-loop gain

The closed-loop gain  $G$  is defined as

$$G \equiv \frac{v_o}{v_I}, \text{ note } v_I \neq v_1!!!$$




The open-loop gain  $A$  is very large (ideally **infinite**)! But  $v_o$  is **finite**!

We know:  $v_o = A(v_2 - v_1) \Rightarrow v_2 - v_1 = (v_o / A) = 0$  and  $v_2 = v_1$ .

Thus we speak of a “**virtual short circuit**” existing between the input terminals!

Terminal 2 is connected to ground; thus  $v_2 = 0$  and  $v_1 = 0$  (**virtual ground**!)

Analysis of the inverting configuration. The circled numbers indicate the order of the analysis steps.



The closed - loop gain  $G \equiv \frac{v_O}{v_I} = -\frac{R_2}{R_1}$  !!! The closed - loop gain is (ideally)


independent of the op - amp gain! It is much smaller than  $A$  but it is stable and predictable!

$G$  is negative (means **inverting configuration**) => Example: if  $(R_2 / R_1) = 10$

If  $v_I$  a sine-wave signal of 1 V peak-to-peak, then the  $v_O$  will be a sine wave of 10 V peak-to-peak and phase-shifted  $180^\circ$  with respect to the  $v_I$ .



## Effect of finite open-loop gain



**Figure 2.7** Analysis of the inverting configuration taking into account the finite open-loop gain of the op amp.

② The voltage between two input terminals

③ 
$$i_1 = \frac{v_I - (-v_0 / A)}{R_1} = \frac{v_I + v_0 / A}{R_1}$$


⑤ 
$$i_1 = i_2 = \frac{(-v_0 / A) - v_0}{R_2} \Rightarrow v_0 = -\frac{v_0}{A} - \left(\frac{v_I + v_0 / A}{R_1}\right)R_2$$

⑥ 
$$G \equiv \frac{v_0}{v_I} = -\frac{R_2 / R_1}{1 + (1 + R_2 / R_1) / A} \quad (2.5)$$

⑦ To minimize the dependence of  $G$  on the value of  $A$ , we should make  $1 + \frac{R_2}{R_1} \ll A$


Read at home Section 2.2.3 (Input and output resistances) and solve yourself Example 2.2

**Example 2.2.** Assuming the op amp to be ideal, derive an expression for the closed-loop gain.




**Figure 2.8** Circuit for Example 2.2. The circled numbers indicate the sequence of the steps in the analysis.

$$\frac{v_O}{v_I} = -\frac{R_2}{R_1} \left( 1 + \frac{R_4}{R_2} + \frac{R_4}{R_3} \right)$$



**Figure 2.9** A current amplifier based on the circuit of Fig. 2.8. The amplifier delivers its output current to  $R_4$ . It has a current gain of  $(1+R_2/R_3)$ , a zero input resistance, and an infinite output resistance. The load ( $R_4$ ), however, must be floating (i.e., neither of its two terminals can be connected to ground).

**Example 2.2.** Assuming the op amp to be ideal, derive an expression for the closed-loop gain.



**Figure 2.8** Circuit for Example 2.2. The circled numbers indicate the sequence of the steps in the analysis.


$$\frac{v_0}{v_I} = -\frac{R_2}{R_1} \left( 1 + \frac{R_4}{R_2} + \frac{R_4}{R_3} \right)$$

- 9 Observe,  $R_2$  and  $R_3$  are in effect in parallel (due to virtual ground).
- 10 Assume  $R_2 = k \times R_3$  ( $k > 1$ ). While  $i_1 = i_2$ ,  $i_3 = k \times i_1$  and  $i_4 = (k + 1) \times i_1$
- 11 Notice the current through  $R_4$  is independent of the value of  $R_4$ .

Thus, a large  $v_0$  can be developed without using a large value of  $R_4$ .


The circuit can be used as a current amplifier (next slide).

**Example 2.2.** Assuming the op amp to be ideal, derive an expression for the closed-loop gain.




**Figure 2.8** Circuit for Example 2.2. The circled numbers indicate the sequence of the steps in the analysis.

$$\frac{v_O}{v_I} = -\frac{R_2}{R_1} \left( 1 + \frac{R_4}{R_2} + \frac{R_4}{R_3} \right)$$



**Figure 2.9** A current amplifier based on the circuit of Fig. 2.8. The amplifier delivers its output current to  $R_4$ . It has a current gain of  $(1 + R_2/R_3)$ , a zero input resistance, and an infinite output resistance. The load ( $R_4$ ), however, must be floating (i.e., neither of its two terminals can be connected to ground).

# Function and characteristics of the ideal op-amps.



Equivalent circuit of the ideal op amp.

The op-amp is designed to sense the **difference** between the voltage signals applied at its two input terminals ( $v_2 - v_1$ ). Multiply this by a number  $A$ , and cause the  $A(v_2 - v_1)$  voltage at output terminal 3,  $v_3 = A(v_2 - v_1)$ .

**All  $v_{1,2,3}$  are between terminal and ground!**

**1. Input current = 0 (ideal op-amp).**

**2. Output voltage is always  $v_3 = A(v_2 - v_1)$  independent on the current drawn into a load impedance.**


**3. If  $v_2 = v_1 \Rightarrow v_3 = 0$ , an ideal op amp has zero common-mode gain. This is a differential-input, single-ended-output amplifier.**

**4. "A" is called the differential gain. Another name of  $A$  is the open-loop gain.**

**Table 2.1** Characteristics of the Ideal Op Amp

- 1. Infinite input impedance
- 2. Zero output impedance
- 3. Zero common-mode gain or, equivalently, infinite common-mode rejection
- 4. Infinite open-loop gain  $A$  ← Op amps are not used along
- 5. Infinite bandwidth

**Exercise 2.5.** The circuit shown in Fig. (a) can be used to implement a **transresistance** amplifier. Find the value of the input resistance  $R_i$ , the transresistance  $R_m$ , and the output resistance  $R_o$ .




$$R_i = \frac{v_i}{i_i} = \frac{0}{i_i} = 0 \Omega$$

if  $v_i = 0$ ,  $i_i$  must flow through  $R = 10 \text{ k}\Omega$

From Table 1.1

Ideal transresistance  
op amp  $R_o = 0 \Omega$




$$i_o = 0, \text{ thus } v_o = R_m i_i$$

$$\Rightarrow R_m = v_o / i_i \quad (1)$$

## Exercise 2.5. (continued)

3




$$\text{from (a*) } i_i = \frac{v_i - v_o}{R} = \frac{0 - v_o}{R} \Rightarrow v_o = -i_i R \quad (2)$$

4

$$(2) \rightarrow (1) \Rightarrow R_m = \frac{-R \times i_i}{i_i} = -R = -10\text{ k}\Omega$$

## Exercise 2.5 (continued)

If the signal source shown in Fig. (b) is connected to the input of the transresistance amplifier, find the amplifier output voltage.




7 if  $v_i = 0$ ,  $i_i$  must flow through  $R = 10 \text{ k}\Omega$

$$\text{Thus, } v_o = v_i - Ri_i = 0 - 10 \times 10^3 \times 0.5 \times 10^{-3} = -5 \text{ V}$$



**Exercise 2.6.** For this circuit determine the values of  $v_1, i_1, i_2, v_o, i_L$ , and  $i_o$ . Also determine the voltage gain  $v_o / v_I$ , current gain  $i_L / i_I$ , and power gain  $P_o / P_I$ .



Assuming an ideal op amp,  $i_2 = i_1 = 1 \text{ mA}$

## Exercise 2.6. (Continued)

$$v_O = v_1 - i_2 R_2 = 0 - 1 \text{ mA} \times 10 \text{ k}\Omega = -10 \text{ V}$$

$$i_L = \frac{v_O}{R_L} = \frac{-10 \text{ V}}{1 \text{ k}\Omega} = -10 \text{ mA}$$

$$i_O = i_L - i_2 = -10 \text{ mA} - 1 \text{ mA} = -11 \text{ mA}$$

Voltage gain =  $\frac{v_O}{1 \text{ V}} = \frac{-10 \text{ V}}{1 \text{ V}} = -10 \text{ V/V}$   
20 dB


Current gain =  $\frac{i_L}{i_1} = \frac{-10 \text{ mA}}{1 \text{ mA}} = -10 \text{ A/A}$ ,  
20 dB

Power gain

$$\frac{P_L}{P_i} = \frac{-10(-10 \text{ mA})}{1 \text{ V} \times 1 \text{ mA}} = 100 \text{ W/W or 20 dB}$$

# A weighted summer.

There are  $n$  input signals each applied to a corresponding resistor, which is connected to the inverting terminal of the op amp.



4 Ohm's law  

$$v_0 = 0 - iR_f \quad (3)$$

Combine (1), (2), and (3):

2 Ohm's law :  $i_k = \frac{v_k}{R_k} \quad (1)$

3 KCL :  $i = \sum_{k=1}^n i_k \quad (2)$


5

$$v_0 = - \sum_{k=1}^n \frac{R_f}{R_k} v_k \quad (2.7)$$

$$v_0 = - \left( \frac{R_f}{R_1} v_1 + \frac{R_f}{R_2} v_2 + \cdots + \frac{R_f}{R_n} v_n \right)$$

The output voltage is a weighted sum of the input signals  
**(weighted amplifier).**


At home derive the formula (2.8) for the circuit in Fig. 2.11 yourself.




**Figure 2.11** A weighted summer capable of implementing summing coefficients of both signs.

# The noninverting configuration.

This **negative feedback** has the name degenerative feedback



## The noninverting configuration (cont.)




**Figure 2.13** Analysis of the noninverting circuit. The sequence of the steps in the analysis is indicated by the circled numbers. **Assume that the op-amp is ideal!**

- ① Because  $A = \infty$ , the difference input signal is  $v_{Id} = \frac{v_0}{A} = 0$

# The noninverting configuration.

Input impedance of op-amp  $Z_{in} = \infty$ , by definition.




The output voltage is the sum of voltages across  $R_1$  and  $R_2$ .

$$\frac{v_0}{v_I} = 1 + \frac{R_2}{R_1}$$

Closed-loop gain is  $A_v = 1 + \frac{R_{2-\text{feedback resistor}}}{R_1}$

# Effect of finite open-loop gain, $A \neq \infty$ , but $Z_{in} = \infty!!!$



By definition:  $v_O = A(v_2 - v_1)$ , (1)  
where  $v_2 = v_I$  (2) and

$$v_1 = v_O \frac{R_1}{R_2 + R_1} \quad (3)$$

$$\text{Closed-loop gain } G \equiv \frac{v_O}{v_I} \quad (4)$$

Substitute (1),  
(2), and (3)  
into (4)  $\Rightarrow$

$$\begin{aligned} G &= \frac{A \left( v_I - v_O \frac{R_1}{R_1 + R_2} \right)}{v_I} = A \left( 1 - \frac{v_O}{v_I} \frac{R_1}{R_1 + R_2} \right) \\ &= A - AG \frac{R_1}{R_1 + R_2} = \frac{AR_1 + AR_2 - AGR_1}{R_1 + R_2} \end{aligned}$$



## Effect of finite open-loop gain (cont.)

$$\text{Rearrange, } G(R_1 + R_2 + AR_1) = A(R_1 + R_2) \Rightarrow G = \frac{A(R_1 + R_2)}{(R_1 + R_2 + AR_1)}$$

Let's divide nominator and denominator by  $AR_1$  for convenience:

$$G = \frac{A(R_1 + R_2)}{(R_1 + R_2 + AR_1)} = \frac{1 + \frac{R_2}{R_1}}{\frac{R_1 + R_2}{AR_1} + 1} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{R_2}{AR_1}} \quad (2.11)$$

**Summary: G is always positive and  $\geq 1$**

**$G = 1 \Rightarrow$  voltage follower**

**Output resistance is 0, as for inverting amplifier**

## Effect of finite open-loop gain (cont.)


$G \Rightarrow$  reduces to the ideal value  $1 + \frac{R_2}{R_1}$

for  $A = \infty$  when  $A \gg 1 + \frac{R_2}{R_1}$


The percentage error in  $G$  resulting from the finite op-amp gain  $A$  can be determine as

$$\text{Percent gain error} = - \frac{1 + \left( \frac{R_2}{R_1} \right)}{A + 1 + \left( \frac{R_2}{R_1} \right)} \times 100 \quad (2.12)$$

## The unity-gain buffer or follower amplifier.




## (b) Its equivalent circuit model.



The circuit has 100% negative feedback – the unity-gain amplifier. Buffer amplifier is used to connect a source with a high impedance to a low-impedance load.

**Exercise 2.9.** Use the **superposition principle** to find the output voltage of the circuit shown in Figure.



Closed-loop gain?

How does this approach work? (Board)

Turn off  $v_2 \Rightarrow v_+ = (\text{voltage divider}) = v_1 \frac{3}{2+3} = 0.6v_1$


Turn off  $v_1 \Rightarrow v_+ = (\text{voltage divider}) = v_2 \frac{2}{2+3} = 0.4v_2$

$$G = \frac{1 + \frac{9}{1}}{1 + \frac{1 + \frac{9}{1}}{A}} = \frac{10}{1 + \frac{10}{A}} = (\text{ideal amplifier} \rightarrow A = \infty) = 10$$

$$v_o(\text{due to } v_1) = 0.6v_1 \quad \text{and} \quad v_o(\text{due to } v_2) = 0.4v_2$$

$$\text{Thus, total } v_o = 0.6v_1 + 0.4v_2$$

**Exercise 2.13.** For this circuit find the values of  $i_I$ ,  $v_I$ ,  $i_1$ ,  $i_2$ ,  $v_O$ ,  $i_L$ , and  $i_O$ . Also find the voltage gain  $v_O/v_I$ , the current gain  $i_L/i_I$ , and the power gain  $P_L/P_I$ . (*Ideal amplifier*)



$$i_I = 0 \text{ A}, v_I = v_I = 1 \text{ V}$$

$$i_1 = \frac{v_I}{1 \text{ k}\Omega} = \frac{1 \text{ V}}{1 \text{ k}\Omega} = 1 \text{ mA}$$

$$i_2 = i_1 = 1 \text{ mA}$$

$$v_O = v_I + i_2 \times 9 \text{ k}\Omega = 1 + 1 \times 9 = 10 \text{ V}$$

$$i_L = \frac{v_O}{1 \text{ k}\Omega} = \frac{10 \text{ V}}{1 \text{ k}\Omega} = 10 \text{ mA}$$

$$i_O = i_L + i_2 = 11 \text{ mA}$$

$$\frac{v_O}{v_I} = \frac{10}{1} = 10 \frac{\text{V}}{\text{V}} \text{ or } 20 \text{ dB}$$

$$\frac{i_L}{i_I} = \frac{10 \text{ mA}}{0} = \infty$$

$$\frac{P_L}{P_I} = \frac{v_O \times i_L}{v_I \times i_I} = \frac{10 \times 10}{1 \times 0} = \infty$$

## CHAPTER 2

# **Operational Amplifiers**

## **Lecture 4**

**Fall 2019**

# Difference (or Differential) Amplifiers (1)




Fig. 2.4




Fig. 2.15

Representation of the input signals to a differential amplifier in terms of their differential and common-mode components.

Although ideally the difference amplifier will amplify only the differential signal and reject completely the common-mode input signal, practical circuits will have an output voltage shown on the next slide!


## Difference (or Differential) Amplifiers (1a)

$$v_o = A_d v_{Id} + A_{cm} v_{Icm} \quad (2.13),$$

where  $A_{cm}$  ideally = 0


The efficacy of a differential amplifier is usually qualified by the common-mode rejection ratio

$$CMRR = 20 \lg \frac{|A_d|}{|A_{cm}|} \quad (2.14)$$





# A difference amplifier (2)



Combining the inverting and noninverting configurations (Fig) yields the difference between two input signals. In order to reject common-mode signals we have to make the **two gain magnitudes equal!**


This condition can be reached when  $\frac{R_4}{R_3} = \frac{R_2}{R_1}$  (2.15)

Use superposition to the analysis to determine  $v_o$  in terms of  $v_{I1}$  and  $v_{I2}$  (shown on the next slide).

## A difference amplifier (2a)

(a)  $R_3$  and  $R_4$  do not affect the gain:

$$v_{01} = -\frac{R_2}{R_1} v_{I1}$$



(b) Noninverting amplifier with an additional voltage divider, made up of  $R_3$  and  $R_4$ , connected to the  $v_{I2}$ .

$$v_{02} = v_{I2} \frac{R_4}{R_3 + R_4} \left( 1 + \frac{R_2}{R_1} \right) = (\text{using 2.15}) = \frac{R_2}{R_1} v_{I2}$$

$$\Rightarrow v_0 = v_{01} + v_{02} = \frac{R_2}{R_1} (v_{I2} - v_{I1}) = \frac{R_2}{R_1} v_{Id} \quad (2.16)$$

Thus, the circuit acts as a difference amplifier with a differential gain:

$$A_d = \frac{R_2}{R_1} \quad (2.17)$$

## A difference amplifier (3)





Figure 2.18. Analysis to determine a common-mode gain,

$$A_{cm} \equiv v_o / v_{Icm} .$$

$$A_{cm} \equiv \frac{v_o}{v_{Icm}} = \frac{R_4}{R_3 + R_4} \left( 1 - \frac{R_2}{R_1} \frac{R_3}{R_4} \right) \quad (2.19)$$

## A difference amplifier (3a)






**Fig. 2.19** The **input resistance**,  $R_{id}$ , of the difference amplifier for the case  $R_3 = R_1$  and  $R_4 = R_2$ .

$$R_{id} \equiv \frac{v_{Id}}{i_I} = (\text{from a loop equation}) = \frac{R_1 i_I + 0 + R_1 i_I}{i_I} = 2R_1$$

If a large differential gain  $R_2/R_1$  is required, then  $R_1$  must be small, thus  $R_{id}$  will be small (this is a **drawback** of this circuit). It is not easy to vary the differential gain (second **drawback**). Instrumentation amplifier is needed.

# Instrumentation amplifier




**Figure 2.20** A popular circuit for an instrumentation amplifier. **(a)** Initial approach to the circuit. **(b)** The circuit in **(a)** with the connection between node X and ground removed and the two resistors  $R_1$  and  $R_1$  lumped together. This simple wiring change dramatically improves performance. **(c)** Analysis of the circuit in **(b)** assuming ideal op amps.

# Instrumentation amplifier (1)

Use the followers with gain (not unity-gain) to buffer the two input terminals of the difference amplifier as shown in (a).


There are two stages in cascade.

The first stage is formed by op amps  $A_1$  and  $A_2$  and their resistors  $R_2$  and  $R_1$ . Each has a closed loop gain  $(1 + R_2/R_1)$  {see corresponding  $v_o$ }.



The second stage (difference amplifier) operates on the difference signal

# Instrumentation amplifier (1a)



$$A_d = \frac{R_4}{R_3} \left( 1 + \frac{R_2}{R_1} \right)$$

Differential gain

(a)


## Instrumentation amplifier (1b)

Summary for the circuit in Fig. 2.20(a)

Advantages: very high input resistance and high differential gain; signal paths are symmetric!


Disadvantages:

- 1) the  $v_{Icm}$  is amplified in the first stage too much (saturation, poor CMRR)
- 2)  $A_1$  and  $A_2$  op amps must be perfectly matched (faked signal may appear and amplified in the second stage).
- 3) To vary  $A_d$ , two resistors (two  $R_1$  or two  $R_2$ ) must be varied simultaneously.






# Instrumentation amplifier (2)




The circuit with the connection between node X and ground removed and the two resistors  $R_1$  and  $R_1$  lumped together.



This simple wiring change solves all three issues of the circuit in Fig. 2.20(a)

## Instrumentation amplifier (2a)


Let's analyze assuming ideal op amps: start with ①



③

$$v_{O2} - v_{O1} = \left( v_{I2} + \frac{v_{Id}}{2R_1} R_2 \right) - \left( v_{I1} - \frac{v_{Id}}{2R_1} R_2 \right) = v_{Id} \left( 1 + \frac{2R_2}{2R_1} \right)$$

## Instrumentation amplifier (2b)




5 Overall differential voltage gain  $A_d \equiv \frac{v_o}{v_{Id}} = \frac{R_4}{R_3} \left( 1 + \frac{R_2}{R_1} \right)$

- 5 If two input terminals are connected together to  $v_{Icm}$  there is no current through  $2R_1$ , thus there is no current through  $R_2$ , and  $v_{Icm}$  is not amplified by the first stage as well as by second stage.  
Varied one resistor,  $2R_1$ , changes the gain.

# Integrators and Differentiators (1)


The *inverting configuration* with general impedances in the feedback and the feed-in paths.



The closed-loop transfer function is

$$\frac{V_o(j\omega)}{V_i(j\omega)} = \frac{V_o(s)}{V_i(s)} = -\frac{Z_2(s)}{Z_1(s)} \quad (2.24)$$

# Integrators and Differentiators (2)



Example 2.4. Derive the transfer function

$$\begin{aligned} \frac{V_o(s)}{V_i(s)} &= -\frac{Z_2(s) = \left( R_2 \parallel \frac{1}{sC_2} \right)}{Z_1(s) = R_1} \\ &= -\frac{1}{R_1 \{ Y_2(s) = [(1/R_2) + sC_2] \}} \\ &= -\frac{1}{\frac{R_1}{R_2} + sC_2 R_1} = \frac{-(R_2/R_1)}{1 + sC_2 R_2} \end{aligned}$$


(low - pass STC network)

for which the dc gain  $K = -\frac{R_2}{R_1}$

and  $\omega_0 = \frac{1}{C_2 R_2}$  is 3-dB frequency

Why only  $R_2$  seen by  $C_2$  ?

# The inverting integrator (1)



The Miller or inverting integrator

## Time domain analysis:

- 1) virtual ground  $\Rightarrow i_1(t) = v_I(t)/R$ ;
- 2) charge capacitor by time-varying  $i_1(t) = v_I(t)/R$ ;
- 3) if the initial voltage on  $C$  ( $t = 0$ ) is  $V_C$ , then

3

$$v_C(t) = V_C + \frac{1}{C} \int_0^t i_1(t) dt$$

$$= V_C + \frac{1}{C} \int_0^t \frac{v_I(t)}{R} dt$$


4

Using a virtual ground  $\Rightarrow v_O(t) = -v_C(t)$

$$\text{Thus, } v_O(t) = -\frac{1}{CR} \int_0^t v_I(t) dt - V_C \quad (2.25)$$

$CR$  is the integrator time constant

## The inverting integrator (1a)




Frequency domain analysis:

$$\underline{Z}_1(s) = R \text{ and } \underline{Z}_2(s) = 1/sC \Rightarrow (2.24)$$

The transfer function is  $\frac{V_o(s)}{V_i(s)} = -\frac{1}{sCR} \quad (2.26)$

The Miller or inverting integrator



For physical frequencies  $\frac{V_o(j\omega)}{V_i(j\omega)} = -\frac{1}{j\omega CR} \quad (2.27)$


Magnitude is  $\left| \frac{V_o}{V_i} \right| = \frac{1}{\omega CR}$  and phase is  $\phi = +90^\circ$

At **integrator frequency**  $\omega = (CR)^{-1}$

$$\left| \frac{V_o}{V_i} \right| = 1$$

Frequency response of the integrator. Bode plot.

## The inverting integrator (2)




Frequency response – STC low-pass network.

The magnitude of the transfer function is infinite ( $\infty$ ) at  $\omega = 0$ .

At *dc* there is no negative feedback! Theoretically, any tiny *dc* component => an infinite output. In practice the amplifier saturates at a voltage close to the op-amp positive or negative power supply depending on polarity of the input *dc* signal.



## The inverting integrator (2a)



### Alleviate $dc$ problem

The Miller integrator with a large resistance  $R_F$  connected in parallel with  $C$  in order to provide negative feedback and hence finite gain at dc.

The gain at dc is  $-(R_F / R)$ , not infinite!

The lower the value of  $R_F$ , the less ideal integrator is.


The integrator transfer function becomes:

$$\frac{V_o(s)}{V_i(s)} = -\frac{R_F / R}{1 + sCR_F} \text{ not } -\frac{1}{sCR}$$

The integrator pole moves from its ideal location at  $\omega = 0$

The effect of  $R_F$  is discussed in Example 2.5

**Example 2.5** Find the output produces by a Miller integrator in response to an input in Fig. (a)




The Miller integrator **without** a large resistance  $R_F$  connected in parallel with  $C$  in order to provide negative feedback and hence finite gain at dc.

$R = 10 \text{ k}\Omega$ ,  $R_F = 1 \text{ M}\Omega$   
and  $C = 10 \text{ nF}$ .


Saturates at  $\pm 13 \text{ V}$

$$i_I(t) = v_I(t)/R \text{ (charges capacitor)} \\ = 1 \text{ V}/10 \text{ k}\Omega = 0.1 \text{ mA} = I \text{ (dc)}$$

$$v_O(t) = -\frac{1}{CR} \int_0^t v_I(t) dt - V_C \quad (2.25) \\ = (V_C = 0 \text{ V}, v_I = 1 \text{ V}, \text{ and } 0 \leq t \leq 1 \text{ ms}) \\ = -10 \times t \text{ (Volt)}, \tau = C \times R = 0.1 \text{ ms}$$



**Example 2.5** Find the output produces by a Miller integrator in response to an input in Fig. (a)



The Miller integrator **with** a large resistance  $R_F$  connected in parallel with  $C$  in order to provide negative feedback and hence finite gain at dc.

The 1-V input pulse produces the same **dc**  $I = 0.1$  mA, which is supplied to an STC network  $R_F \parallel C$  ( $\tau = R_F C = 10$  ms)

$$\frac{V_o(s)}{V_i(s)} = -\frac{R_F / R}{1 + sCR_F} \Rightarrow \text{dc gain} = -\frac{R_F}{R} = -100 \frac{\text{V}}{\text{V}}$$

$$v_o(t) = -\frac{1}{R_F C} \int_0^t v_I(t) dt = -100(1 - e^{-t/10}), \quad 0 \leq t \leq 1 \text{ ms}$$

$$v_o(t = 1 \text{ ms}) = -100(1 - e^{-1/10}) \approx -9.52 \text{ V}$$

