



Instruction Execution

 When an instruction executes on a processor, a number of different tasks take place



Fetch

 Typically, these tasks can be broken into 5 different steps

Five Steps in Execution

- 1. Fetch an instruction from memory
- 2. Decode it to determine what it is
- 3. Read the inputs from registers / memory
- 4. Execute for computations for instruction
- 5. Write the result into the registers / memory

7 Sacramento St

1. Fetch the Instruction

- First, the processor fetches the instruction from the memory
- The result is stored in the Instruction Register
- Formally known as *Instruction* Fetch (IF)

5/11/2017


Sacramento State - Cook - CSc 35 - Spring 2017


2. Decode the Instruction


- Second, the instruction is decoded to determine what it is and its operands
- Signals are sent to the execution unit as input
- Formally known as Instruction Decode (ID)


5/11/2017


acramento State - Cook - CSc 35 - Spring 2017



































Let's overlap these loads of laundry We don't have to wait until the first load is done before were start the next one Better approach put the Load 1 in the washing machine after Load 1 is washed, we place it in the dryer washer is now available... start load 2












Start-up and Wind-down

- At the beginning of the work load, the pipeline wasn't completely full
- So, the pipeline has to fill before we get our full speedup
- As the number of Loads increases...
 - pipeline is full for a larger fraction of the time
 - so the start-up and wind-down (finishing the last load) becomes meaningless

5/11/2017 Sacramento State - Cook - CSc 35 - Spring 2017



Pipelined Instructions

- Just like the laundry metaphor, processors have different components that can used at the same time
- On modern processors, practically all the hardware (all those transistors) are in continuous use




5/11/2017


Sacramento State - Cook - CSc 35 - Spring 2017

Pipelined Instructions

- Ideally, nothing is ever idle!
- Different stages of execution are pipelined
 - · fetch
 - decode
 - read
 - · execution
 - · write back

1/2017 Sacramento State - Cook - CSc 35 - Spring 201





Problems Arise


- The problem arises that different stages take different amounts of time
- This is not being measured in clock cycles
 but in nanoseconds
- So, pipelining requires a mechanism to keep everything in sync


5/11/2017


Sacramento State - Cook - CSc 35 - Spring 2017


To implement pipelining, a execution is divided into stages These often exist, physically, on different sections of the processor


Designer places latches (aka buffers) between each section Instruction will not advance onto the next stage until the latch is lifted





























Write-After-Read (WAR)

- A Write-After-Read Hazard is caused when one instruction writes data before the previous one has read it
- Instruction B writes an operand before Instruction A reads from it



5/11/2017

cramento State - Cook - CSc 35 - Spring 2

Write-After-Read (WAR)

- The first instruction gets the wrong operand
- It should contain the value before Instruction A executes
- Instead, contains the value after instruction B executes



5/11/2017

acramento State - Cook - CSc 35 - Spring 2017

MOV \$6, %rax SUB %rax, value ADD \$1, %rax If Add writes rax before Sub reads, it will subtract 7 rather than 6


Write-After-Write (WAW)


- A Write-After-Write Hazard is caused two instructions attempt to write data, and the later one writes it first
- Instruction A and B attempt to write the same operand, but A writes it last





5/11/2017


Sacramento State - Cook - CSc 35 - Spring 2017














Operation: Input is Full (Ready)

- When an instruction enters the Read stage, the hardware checks to see if all of its input registers are full (i.e. ready)
- If so, the hardware reads the values of all the input registers

5/11/2017

Sacramento State - Cook - CSc 35 - Spring 2017

Operation: Input is Full (Ready)

- The hardware then marks <u>all</u> the <u>output</u> registers as <u>empty</u> (busy) – so no other instruction can read it until they are written
- The instruction then proceeds to the execute stage on the next cycle

2017 Sacramer

Operation: Input is Empty

- If, in the Read Stage, the registers are empty (busy), the instruction must wait
- The hardware holds the instruction, in the register read stage, until its input values become full
- In the meantime it inserts bubbles into the execute stage – it basically stalls it

5/11/20

Sacramento State - Cook - CSc 35 - Spring 2017

