{"payload":{"header_redesign_enabled":false,"results":[{"id":"58400934","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"four0four/achd_avr","hl_trunc_description":"ACHD Spring '16 AVR core implementation","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":58400934,"name":"achd_avr","owner_id":1302555,"owner_login":"four0four","updated_at":"2016-06-24T00:13:41.474Z","has_issues":true}},"sponsorable":false,"topics":["avr","verilog","coursework","computer-architecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afour0four%252Fachd_avr%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/four0four/achd_avr/star":{"post":"RN6V5pplkvu2naehuVa3TMR7CMwW6h0tMNFuew8_UIjsLiPorFWhdYBb4bmwyX194ldTckRocc0MoPNAWZuNdA"},"/four0four/achd_avr/unstar":{"post":"v3z-aFSkn5LeSJiLuwjxiDVlgwkSdgG2Hw_rurlFN0hISKxTXMvdyu8ejTWAYbbBSz2DZtJYYmJoHC22wF9EFA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AKtnlEn_tTOwuHFf8HDPGyBtC88eSZpGinoVmGdssjrCvfHERswbwtegJcQI5fzZ3QUCCunLgkxcDonwk5zEAA"}}},"title":"Repository search results"}