


Sheet: /MEM/Buffer Memory Control Signals/ File: BufferMemoryControlSignals.kicad_sch		
<b>Title:</b>		
Size: USLetter	Date: 2023-03-22	Rev: B
KiCad E.D.A. kicad 7.0.8		Id: 4/14





The store operand can be disconnected from the system memory bus via tristate outputs. This allows peripheral devices to assert their own value to the bus during a Load.

Sheet: /MEM/Buffer StoreOp As Bus I/O/  
File: BufferStoreOpAsBusIO.kicad\_sch



**Title: MEM: Buffer StoreOp**

Size: USLetter Date: 2023-03-22  
KiCad E.D.A. kicad 7.0.8

Rev: B  
Id: 5/14



Buffer the effective address before it leaves the main board.	
Sheet: /MEM/Buffer Addr/ File: BufferALUResultAsAddr.kicad_sch	
<b>Title: MEM: Buffer ALUResult</b>	
Size: USLetter	Date: 2023-03-22
KiCad E.D.A. kicad 7.0.8	Rev: B Id: 6/14




Sheet: /MEM/sheet5FD643DA/  
File: Ctl\_15\_23\_Register.kicad\_sch

# **Title: MEM/WB: Control Word Register**

Size: USLetter Date: 2023-03-22  
KiCad E.D.A. kicad 7.0.8

Rev: B  
Id: 7/14



Sheet: /MEM/sheet5FD56BF4/

File: StoreOperandRegister3.kicad\_sch

**Title: MEM/WB: Store Operand Register**

Size: USLetter Date: 2023-03-22


KiCad E.D.A. kicad 7.0.8


Rev: B

Id: 8/14











Headers for various inputs to the prototype board		
Sheet: /MEM Prototype Inputs/ File: MEMPrototypeInputs.kicad_sch		
Title: Turtle16: MEM Prototype Inputs		
Size: A4	Date: 2023-03-22	Rev: B
KiCad E.D.A. kicad 7.0.8		Id: 11/14



Headers for various outputs from the prototype board		
Sheet: /MEM Prototype Outputs/ File: MEMPrototypeOutputs.kicad_sch		
Title: Turtle16: MEM Prototype Outputs		
Size: A4	Date: 2023-03-22	Rev: B
KiCad E.D.A. kicad 7.0.8		Id: 12/14



The PLD allows some other combinations of memory address and bank to be mapped to RAM during load/store over the memory bus. This mapping may be reprogrammed later to accommodate new devices added to the bus. If there are no other devices on the bus then a good default mapping would be to map all banks and memory ranges to RAM.

