


An Arduino Nano serves as a serial interface module.

Sheet: /Serial/
File: Serial.sch

Title:

Size: USLetter Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 4/24




Register D controls the device select lines for peripherals and memory.

Sheet: /Register D/
File: Register D.sch

Title: Register D

Size: A	Date:	Rev:
KiCad E.D.A.	kiCad (5.1.0-0)	Id: 5/24




The XY register pair sets the value on the sixteen-bit Address Bus.


Sheet: /Register XY/
File: Register XY.sch

Title:

Size: USLetter Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 6/24





Sheet: PC/IF

File: PC_IF.sch

Sheet: Instruction ROM

File: Instruction ROM.sch

Sheet: Instruction Register

File: Instruction Register.sch

Sheet: Instruction RAM Address

File: Instruction RAM Address.sch


Sheet: Instruction RAM

File: Instruction RAM.sch

Instructions can be fetched from either Instruction ROM or Instruction RAM.
The lower 32KB of the address space is mapped to ROM, the remainder to RAM.

Sheet: /Instruction Fetch/
File: Instruction Fetch.sch

Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 8/24




The PC/IF register sits between the program counter and the Instruction Fetch stage. This alleviates timing constraints related to the phase shift between the register clock and the control clock.


Sheet: /Instruction Fetch/PC/IF/
File: PC_IF.sch


Title:


Size: USLetter Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 9/24











Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.




The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and wither MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.



Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in IF.

Else, if the plane is selected then only read from SRAM when the MO signal is active.



Logic for the control signals which drive Instruction RAM.

Sheet: /Instruction Fetch/Instruction RAM/Lower Instruction RAM Control/
File: Instruction RAM Control.sch

Title:


Size: A4

Date:


KiCad E.D.A. kicad (5.1.0-0)

Rev:

Id: 13/24




Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.




The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and wither MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.



Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in IF.

Else, if the plane is selected then only read from SRAM when the MO signal is active.



Logic for the control signals which drive Instruction RAM.

Sheet: /Instruction Fetch/Instruction RAM/Upper Instruction RAM Control/
File: Instruction RAM Control.sch

Title:


Size: A4


Date:



KiCad E.D.A. kicad (5.1.0-0)

Rev:

Id: 14/24










The MCP100 provides Power-on Reset functionality.
A button is also provided to manually reset the machine.
During reset, the control clock is pulsed repeatedly to flush the pipeline.

Sheet: /Power-on Reset/
File: Power-on Reset.sch

Title: Power-on Reset

Size: A Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 20/24




Register A is wired to the ALU's A operand.

Sheet: /Register A/
 File: Register A.sch

Title: Register A

Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 21/24



Register B is wired to the ALU's B operand.

Sheet: /Register B/
File: Register B.sch

Title: Register B

Size: A Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 22/24

