


64KB Data RAM is connected to device slot five.  
 Reads and writes to the M register are directed to Data RAM when device 5 is selected via the D register.  
 The MSB of the address selects between two 32KB SRAM ICs.

Sheet: /Data RAM/  
 File: Data RAM.sch

### Title: Data RAM


Size: USLetter Date:  
 KiCad E.D.A. kicad (5.1.0-0)

Rev:  
 Id: 3/22




An Arduino Nano serves as a serial interface module.

Sheet: /Serial/ File: Serial.sch	
Title: Serial I/O	
Size: USLetter	Date:
KiCad E.D.A. kicad (5.1.0-0)	Rev: Id: 4/22



Register D controls the device select lines for peripherals and memory.		
Sheet: /Register D/ File: Register D.sch		
<b>Title: Register D</b>		
Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 5/22




The XY register pair sets the value on the sixteen-bit Address Bus.

Sheet: /Register XY/  
File: Register XY.sch

**Title: Registers X and Y**

Size: USLetter	Date:
KiCad E.D.A. kicad (5.1.0-0)	Rev: Id: 6/22



Sheet: /Program Counter/	
File: Program Counter.sch	
<b>Title: Program Counter</b>	
Size: USLetter	Date:
KiCad E.D.A. kicad (5.1.0-0)	
Rev: 7/22	

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: PC/IF

File: PC\_IF.sch  
Sheet: Instruction ROM

Sheet: Instruction RAM Address

File: Instruction RAM Address.sch  
Sheet: Instruction RAM

File: Instruction ROM.sch  
Sheet: Instruction Register

File: Instruction RAM.sch

File: Instruction Register.sch

Instructions can be fetched from either Instruction ROM or Instruction RAM.  
The lower 32KB of the address space is mapped to ROM, the remainder to RAM.

Sheet: /Instruction Fetch/  
File: Instruction Fetch.sch

Title: **Instruction Fetch**

Size: A4


Date:

Rev:

KiCad E.D.A. - kicad (5.1.0-0)

Id: 8/22






The PC/IF register sits between the program counter and the Instruction Fetch stage. This alleviates timing constraints related to the phase shift between the register clock and the control clock.


Sheet: /Instruction Fetch/PC/IF/  
File: PC\_IF.sch


**Title: PC/IF**


Size: USLetter	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 9/22




Instruction ROM is located on a daughter board. This schematic describes the connectors to attach it to the main board.		
Sheet: /Instruction Fetch/Instruction ROM/ File: Instruction ROM.sch		
<b>Title: Instruction ROM</b>		
Size: USLetter	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 10/22










The Instruction Decoder decodes an eight bit opcode into a sixteen-bit control word.

Sheet: /Instruction Decode/  
File: Instruction Decode.sch

### Title: Instruction Decode

Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 14/22



The lower eight bits of the instruction register can be expressed onto the data bus as a constant value.

Sheet: /Execute/  
File: Execute.sch

**Title: Execute**


Size: A Date:  
KiCad E.D.A. kicad (5.1.0-0)

Rev:  
Id: 15/22












Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 18/22






Register A is wired to the ALU's A operand.

Sheet: /Register A/  
File: Register A.sch

**Title: Register A**

Size: A Date:  
KiCad E.D.A. kicad (5.1.0-0)

Rev:  
Id: 19/22



Register B is wired to the ALU's B operand.


Sheet: /Register B/  
File: Register B.sch


**Title: Register B**

Size: A  
KiCad E.D.A. kicad (5.1.0-0)

Date:

Rev:  
Id: 20/22





Sheet: /Bus Display/  
File: Bus Display.sch

**Title: Bus Display**

Size: A Date:  
KiCad E.D.A. kicad (5.1.0-0)

Rev:  
Id: 22/22