




Sheet: Output Display Sheet: Register XY Sheet: Speed Control File: Output Display.sch File: Register XY.sch File: Speed Control.sch Sheet: Program Counter Sheet: Clock File: Program Counter.sch Sheet: Instruction Fetch File: Clock.sch Sheet: Power-on Reset File: Instruction Fetch.sch Sheet: Instruction Decode File: Power-on Reset.sch Sheet: Register A Sheet: Data RAM File: Data RAM.sch File: Instruction Decode.sch File: Register A.sch Sheet: Serial Sheet: Execute Sheet: Register B File: Serial.sch File: Execute.sch File: Register B.sch Sheet: Register D Sheet: Bus Display Sheet: ALU File: Register D.sch File: Bus Display.sch File: ALU.sch TTL microcomputer built from 74xx series logic chips. Sheet: / File: TurtleTTL.sch Title: Turtle TTL Size: A Date: Rev: KiCad E.D.A. kicad (5.1.0-0) ld: 1/24


















	1		2)		4		5		
Δ.											
3			F	heet: Instruction RAM Addres ile: Instruction RAM Address heet: Instruction RAM	s.sch	Sheet: PC/IF File: PC_IF.sch Sheet: Instruction ROM File: Instruction ROM.sch Sheet: Instruction Register					
С			F	ile: Instruction RAM.sch		File: Instruction Register.s	ch				
D			3	7			Instructions can be The lower 32KB of Sheet: /Instruction File: Instruction Fe Title: Size: A4 KiCad E.D.A. kicad	the address s n Fetch/ etch.sch	n either Instruction space is mapped t	n ROM or Instruction to ROM, the remainde	RAM. r to RAM. Rev: Id: 8/24













Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.



Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in IF.

Else, if the plane is selected then only read from SRAM when the MO signal is active.



The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and wither MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.

Logic for the control signals which drive Instruction RAM.


Sheet: /Instruction Fetch/Instruction RAM/Lower Instruction RAM Control/File: Instruction RAM Control.sch

Size: A4	Date:	Rev:
KiCad E.D.A.	kicad (5.1.0-0)	ld: 13/24

C? C? C? C? 100nF 100nF	
100nF 100nF 100n	
	F
GND	




Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.



Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in IF.

Else, if the plane is selected then only read from SRAM when the MO signal is active.



The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and wither MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.

Logic for the control signals which drive Instruction RAM.

Sheet: /Instruction Fetch/Instruction RAM/Upper Instruction RAM Control/File: Instruction RAM Control.sch

_	-	 •	

Size: A4	Date:	Rev:
KiCad E.D.A.	kicad (5.1.0-0)	ld: 14/24

ν ε υ Υ				
C?	Ţ	- C?	\perp	. C?
100nF	T	1 00nF		100nF
$\stackrel{\leftarrow}{\rightarrow}$	Ť			
GND				

