


	1	2	3	4	5	
A		Sheet: Output Display File: Output Display.sch	Sheet: Register XY File: Register XY.sch Sheet: Program Counter	Sheet: Speed Control File: Speed Control.sch Sheet: Clock		A
			File: Program Counter.sch Sheet: PC/IF	File: Clock.sch Sheet: Power-on Reset		
B		Sheet: Instruction RAM File: Instruction RAM.sch Sheet: Data RAM	File: PC/IF.sch Sheet: Instruction ROM File: Instruction ROM.sch Sheet: Instruction Register	File: Power-on Reset.sch Sheet: Register A File: Register A.sch Sheet: Register B		B
		File: Data RAM.sch	File: Instruction Register.sch Sheet: Instruction Decoder	File: Register B.sch Sheet: ALU		
C			File: Instruction Decoder.sch Sheet: Execute	File: ALU.sch Sheet: Bus Display		C
			File: Execute.sch Sheet: Register D	File: Bus Display.sch Sheet: Control Word Display		
D			File: Register D.sch	File: Control Word Display.sch		D
	1	2	3	4	5	


TTL microcomputer built from 74xx series logic chips.

Sheet: /
File: TurtleTTL.sch

Title: Turtle TTL

Size: A	Date:	Rev:
KiCad E.D.A.	kiCad (5.1.0-0)	Id: 1/20





Sheet: /Program Counter/
File: Program Counter.sch

Title: Program Counter

Size: A Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 4/20

1					2					3					4					5					
A																									A
B																									B
C																									C
D																									D
1					2					3					4					5					

Sheet: /Instruction RAM/
File: Instruction RAM.sch

Title: Instruction RAM

Size: ADate:

KiCad E.D.A. kicad (5.1.0-0)

Rev:

Id: 6/20

Sheet: /Instruction RAM/		
File: Instruction RAM.sch		
Title: Instruction RAM		
Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 6/20

1					2					3					4					5					
A																									A
B																									B
C																									C
D																									D
1					2					3					4					5					

Sheet: /Instruction Decoder/
File: Instruction Decoder.sch

Title: **Instruction Decoder**

Size: ADate:

KiCad E.D.A. kicad (5.1.0-0)

Rev:

Id: 7/20

Sheet: /Instruction Decoder/
File: Instruction Decoder.sch

Title: **Instruction Decoder**

Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 7/20

1					2					3					4					5					
A																									A
B																									B
C																									C
D																									D
1					2					3					4					5					

Sheet: /Execute/
File: Execute.sch

Title: Execute

Size: A


Date:


KiCad E.D.A. kicad (5.1.0-0)

Rev:

Id: 8/20

Sheet: /Execute/		Date:		Rev:	
File: Execute.sch		Size: A		Id: 8/20	
KiCad E.D.A. kicad (5.1.0-0)		Title: Execute			





Register A is wired to the ALU's A operand.

Sheet: /Register A/ File: Register A.sch	
Title: Register A	
Size: A	Date:
KiCad E.D.A. kicad (5.1.0-0)	Rev: Id: 10/20

1					2					3					4					5					
A																									A
B																									B
C																									C
D																									D
1					2					3					4					5					

Sheet: /ALU/
File: ALU.sch

Title: **ALU**


Size: ADate:

KiCad E.D.A. kicad (5.1.0-0)

Rev:

Id: 11/20

Sheet: /ALU/		File: ALU.sch	
Size: A		Date:	
KiCad E.D.A. kicad (5.1.0-0)		Id: 11/20	



Rev:
Id: 12/20

1					2					3					4					5					
A																									A
B																									B
C																									C
D																									D
1					2					3					4					5					

Sheet: /Data RAM/
File: Data RAM.sch

Title: Data RAM

Size: A


Date:

KiCad E.D.A. kicad (5.1.0-0)


Rev:


Id: 13/20


Sheet: /Data RAM/	
File: Data RAM.sch	
Title: Data RAM	
Size: A	Date:
KiCad E.D.A. kicad (5.1.0-0)	
Rev:	
Id: 13/20	



Sheet: /Bus Display/ File: Bus Display.sch		
Title: Bus Display		
Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 14/20








Register D is wired directly to the Output Display Module.

Sheet: /Register D/
File: Register D.sch

Title: Register D


Size: A Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 17/20



	1	2	3	4	5	6
A						
B						
C						
D						
	1	2	3	4	5	6

Sheet: /Register XY/ File: Register XY.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 19/20



The PC/IF register sits between the program counter and the Instruction Fetch stage. This alleviates timing constraints related to the phase shift between the register clock and the control clock.

Sheet: /PC/IF/ File: PC_IF.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 20/20