


Register D controls the device select lines for peripherals and memory.


Sheet: /Register D/
File: Register D.sch

Title: Register D

Size: A Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 2/23





Sheet: /Program Counter/		
File: Program Counter.sch		
Title: Program Counter		
Size: USLetter	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 4/23

1	2	3	4	5	6
A					A
B					B
C					C
D					D
1	2	3	4	5	6

Sheet: PC/IF



File: PC_IF.sch

Sheet: Instruction ROM




File: Instruction ROM.sch

Sheet: Instruction RAM



File: Instruction RAM.sch

Sheet: Instruction Register




File: Instruction Register.sch

Instructions can be fetched from either Instruction ROM or Instruction RAM.
The lower 32KB of the address space is mapped to ROM, the remainder to RAM.

Sheet: /Instruction Fetch/
File: Instruction Fetch.sch

Title: Instruction Fetch

Size: A4	Date:	Rev:
KiCad E.D.A. - kicad (5.1.0-0)		Id: 5/23




The PC/IF register sits between the program counter and the Instruction Fetch stage. This alleviates timing constraints related to the phase shift between the register clock and the control clock.

Sheet: /Instruction Fetch/PC/IF/
File: PC_IF.sch

Title: PC/IF

Size: USLetter Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 6/23




Instruction ROM is located on a daughter board.
This schematic describes the connectors to attach it to the main board.

Sheet: /Instruction Fetch/Instruction ROM/
File: Instruction ROM.sch

Title: Instruction ROM

Size: USLetter	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 7/23








The Instruction RAM module allows a portion of Instruction Memory to be accessed from the data bus.

Sheet: /Instruction Fetch/Instruction RAM/
File: Instruction RAM.sch

Title: Instruction RAM

Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		id: 8/23





The Instruction Decoder decodes an eight bit opcode into a 32-bit control word.

Sheet: /instruction Decoder/

File: instruction Decoder.kicad

Title: instruction Decode


Size: A2

KiCad E.S.A. kicad (5.1.0-0)

Date:


Rev:




Id: 10/23



The clock module is located on an external board.

Sheet: /Clock/ File: Clock.sch			
Title: Clock			
Size: A	Date:	Rev:	
KiCad E.D.A. kicad (5.1.0-0)		Id: 11/23	








Register A is wired to the ALU's A operand.

Sheet: /Register A/
File: Register A.sch

Title: Register A

Size: A Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 13/23




Register B is wired to the ALU's B operand.

Sheet: /Register B/
File: Register B.sch


Title: Register B


Size: A Date:
KiCad E.D.A. kicad (5.1.0-0)

Rev:
Id: 14/23




Sheet: /Bus Display/ File: Bus Display.sch		
Title: Bus Display		
Size: A	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 16/23





The Data RAM and its address registers are located on an external card.		
Sheet: /Data RAM/		
File: Data RAM.sch		
Title: Data RAM		
Size: USLetter	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 18/23




The Link Register is a sixteen-bit register which can load its value from PC. The two halves of the register can be separately output to the bus.

Sheet: /Link Register/
File: Link Register.sch

Title: Link Register

Size: USLetter	Date:	Rev:
KiCad E.D.A.	kiCad (5.1.0-0)	Id: 19/23



Sheet: /Shifter/
File: Shifter.sch

Title:


Size: A4

Date:




KiCad E.D.A. kicad (5.1.0-0)

Rev:

Id: 20/23



Sheet: /Power Supply/ File: PowerSupply.sch		
Title: Power Supply		
Size: USLetter	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 21/23



Eight-bit general-purpose register "K"		
Sheet: /Register K/ File: Register K.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.0-0)		Id: 23/23