


|   |   |  |   |   |   |  |
|---|---|--|---|---|---|--|
|   | 1 | 2  | 3   | 4   | 5   |  |
| A |   | <div>Sheet: Output Display</div> <div>File: Output Display.sch</div>   | <div>Sheet: Register XY</div> <div>File: Register XY.sch</div> <div>Sheet: Program Counter</div> <div>File: Program Counter.sch</div> <div>Sheet: Instruction Fetch</div> <div>File: Instruction Fetch.sch</div> <div>Sheet: Instruction Decode</div> <div>File: Instruction Decode.sch</div> <div>Sheet: Execute</div> <div>File: Execute.sch</div> <div>Sheet: Bus Display</div> <div>File: Bus Display.sch</div> | <div>Sheet: Speed Control</div> <div>File: Speed Control.sch</div> <div>Sheet: Clock</div> <div>File: Clock.sch</div> <div>Sheet: Power-on Reset</div> <div>File: Power-on Reset.sch</div> <div>Sheet: Register A</div> <div>File: Register A.sch</div> <div>Sheet: Register B</div> <div>File: Register B.sch</div> <div>Sheet: ALU</div> <div>File: ALU.sch</div> |   |  |
| B |   | <div>Sheet: Data RAM</div> <div>File: Data RAM.sch</div> <div>Sheet: Serial</div> <div>File: Serial.sch</div> <div>Sheet: Register D</div> <div>File: Register D.sch</div> |   |   |   |  |
| C |   |  |   |   |   |  |
| D |   |  |   |   | <div>TTL microcomputer built from 74xx series logic chips.</div> <div>Sheet: /<br/>File: TurtleTTL.sch</div> <div>Title: Turtle TTL</div> <div>Size: ADate:KiCad E.D.A. kicad (5.1.0-0)</div> <div>Rev:Id: 1/24</div> |  |
|   | 1 | 2  | 3   | 4   | 5   |  |






64KB Data RAM is connected to device slot five.  
 Reads and writes to the M register are directed to Data RAM when device 5 is selected via the D register.  
 The MSB of the address selects between two 32KB SRAM ICs.

Sheet: /Data RAM/  
 File: Data RAM.sch


### Title: Data RAM

Size: USLetter Date:  
 KiCad E.D.A. kicad (5.1.0-0)


Rev:  
 Id: 3/24




|  |               |
|--|---------------|
| An Arduino Nano serves as a serial interface module. |               |
| Sheet: /Serial/<br>File: Serial.sch                  |               |
| Title: Serial I/O                                    |               |
| Size: USLetter                                       | Date:         |
| KiCad E.D.A. kicad (5.1.0-0)                         | Rev: Id: 4/24 |



|   |       |          |
|---|-------|----------|
| Register D controls the device select lines for peripherals and memory. |       |          |
| Sheet: /Register D/<br>File: Register D.sch                             |       |          |
| <b>Title: Register D</b>  |       |          |
| Size: A   | Date: | Rev:     |
| KiCad E.D.A. kicad (5.1.0-0)  |       | Id: 5/24 |





|   |   |   |   |   |   |
|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 |
| A |   |   |   |   | A |
| B |   |   |   |   | B |
| C |   |   |   |   | C |
| D |   |   |   |   | D |
| 1 | 2 | 3 | 4 | 5 | 6 |

Sheet: PC/IF

File: PC\_IF.sch  
Sheet: Instruction ROM

Sheet: Instruction RAM Address

File: Instruction RAM Address.sch  
Sheet: Instruction RAM

File: Instruction ROM.sch  
Sheet: Instruction Register

File: Instruction RAM.sch

File: Instruction Register.sch


Instructions can be fetched from either Instruction ROM or Instruction RAM.  
The lower 32KB of the address space is mapped to ROM, the remainder to RAM.

Sheet: /Instruction Fetch/  
File: Instruction Fetch.sch


**Title: Instruction Fetch**


|                                |       |          |
|--------------------------------|-------|----------|
| Size: A4                       | Date: | Rev:     |
| KiCad E.D.A. - kicad (5.1.0-0) |       | Id: 8/24 |







|   |               |
|---|---------------|
| <p>The PC/IF register sits between the program counter and the Instruction Fetch stage. This alleviates timing constraints related to the phase shift between the register clock and the control clock.</p> |               |
| <p>Sheet: /Instruction Fetch/PC/IF/<br/>File: PC_IF.sch</p>   |               |
| <p><b>Title: PC/IF</b></p>  |               |
| Size: USLetter  | Date:         |
| KiCad E.D.A. kicad (5.1.0-0)  | Rev: Id: 9/24 |











Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.




The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and wither MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.




Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in iF.


Else, if the plane is selected then only read from SRAM when the MO signal is active.



|   |       |           |
|---|-------|-----------|
| Logic for the control signals which drive Instruction RAM.  |       |           |
| Sheet: /Instruction Fetch/Instruction RAM/Lower Instruction RAM Control/<br>File: Instruction RAM Control.sch |       |           |
| <b>Title: Instruction RAM Control Logic</b>   |       |           |
| Size: A4  | Date: | Rev:      |
| KiCad E.D.A. kicad (5.1.0-0)  |       | Id: 13/24 |




Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.




The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and wither MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.




Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in IF.

Else, if the plane is selected then only read from SRAM when the MO signal is active.



|   |       |           |
|---|-------|-----------|
| Logic for the control signals which drive Instruction RAM.  |       |           |
| Sheet: /Instruction Fetch/Instruction RAM/Upper Instruction RAM Control/<br>File: Instruction RAM Control.sch |       |           |
| <b>Title: Instruction RAM Control Logic</b>   |       |           |
| Size: A4  | Date: | Rev:      |
| KiCad E.D.A. kicad (5.1.0-0)  |       | Id: 14/24 |




The Instruction Register receives input from either Instruction ROM or Instruction RAM.

Sheet: /Instruction Fetch/Instruction Register/  
File: Instruction Register.sch

### Title: Instruction Register

Size: A Date:  
KiCad E.D.A. kicad (5.1.0-0)

Rev:  
Id: 15/24




The Instruction Decoder decodes an eight bit opcode into a sixteen-bit control word.


Sheet: /Instruction Decode/  
File: Instruction Decode.sch

### Title: Instruction Decode

|                              |       |           |
|------------------------------|-------|-----------|
| Size: A                      | Date: | Rev:      |
| KiCad E.D.A. kicad (5.1.0-0) |       | Id: 16/24 |







Form a Flash ADC from an array of voltage comparators.  
Convert the output to a three-bit number which selects the clock rate.  
An array of LEDs indicates the selected speed.


Sheet: /Speed Control/  
File: Speed Control.sch

**Title: Speed Control**

Size: USLetter Date:  
KiCad E.D.A. kicad (5.1.0-0)

Rev:  
Id: 18/24





The MCP100 provides Power-on Reset functionality.  
A button is also provided to manually reset the machine.  
During reset, the control clock is pulsed repeatedly to flush the pipeline.


Sheet: /Power-on Reset/  
File: Power-on Reset.sch

### Title: Power-on Reset

Size: A Date:  
KiCad E.D.A. kicad (5.1.0-0)

Rev:  
Id: 20/24

Rev: 1.0  
Id: 21/24



Register B is wired to the ALU's B operand.

Sheet: /Register B/  
File: Register B.sch

**Title: Register B**

Size: A      Date:  
KiCad E.D.A.    kicad (5.1.0-0)

**Rev:**  
Id: 22/24

