






 -			<u> </u>		· · · · · · · · · · · · · · · · · · ·				
									ľ
			S	Sheet: PC/IF					
									E
			F	ile: PC_IF.sch					
	Sh	neet: Instruction RAM Addre	55	Sheet: Instruction ROM					
	Fil	le: Instruction RAM Address	s.sch F	ile: Instruction ROM.sch					
	Si	neet: Instruction RAM		Sheet: Instruction Register					
	Fil	le: Instruction RAM.sch		File: Instruction Register.so	rh				
		ter motivetion in motive		The management registerior					
					Instructions can	he fetched	from either Instructio	on ROM or Instruction I	SVM
					The lower 32KB of	of the addre	ess space is manned	to ROM, the remainder	r to RAM.
								,	
					Sheet: /Instruction	on Fetch/			
					File: Instruction I				
					Title: Instruc	tion Feto	:h		
					Size: A4	Date:			Rev:
					KiCad E.D.A. kic	ad (5.1.0-0))		ld: 8/24
					·	-			












Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.



Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in IF.

Else, if the plane is selected then only read from SRAM when the MO signal is active.



The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and either MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.




U45A 74L508 74L508 ×1 ×2 3 ×2 3

Logic for the control signals which drive Instruction RAM.


Sheet: /Instruction Fetch/Instruction RAM/Lower Instruction RAM Control/ File: Instruction RAM Control.sch

Titl	e: Ins	truction	RAM	Control	Logic
------	--------	----------	-----	---------	-------

	Size: A4	Date:		Rev:
	KiCad E.D.A. kid	ad (5.1.0-0)	ld: 13/24
_	4		E .	




Only write to the Instruction SRAM when the MI signal is active and the appropriate plane of Instruction RAM is selected.




Always output from Instruction SRAM when the plane of Instruction RAM is deselected. This allows RAM to be read for use in IF.


Else, if the plane is selected then only read from SRAM when the MO signal is active.




The bus transceiver should connect the Instruction SRAM to the Data Bus when the plane is selected and either MO or MI is active.

The direction of the bus transceiver must also be set appropriately. This is done elsewhere.







Logic for the control signals which drive Instruction RAM.

Sheet: /Instruction Fetch/Instruction RAM/Upper Instruction RAM Control/File: Instruction RAM Control.sch

Title:	Instruction	RAM	Control	Logic	

	Size: A4	Date:		Rev:
	KiCad E.D.A. kid	ad (5.1.0-0))	ld: 14/24
_	4		5	

