Sheet: Register XY

File: Register XY.sch

Sheet: Register A

File: Register A.sch

Sheet: Bus Display

File: Bus Display.sch

Sheet: Program Counter

File: Program Counter.sch

Sheet: Register B

File: Register B.sch

Sheet: Speed Control

File: Speed Control.sch

Sheet: Instruction Fetch

File: Instruction Fetch.sch

Sheet: ALU

File: ALU.sch

Sheet: Clock

File: Clock.sch

Sheet: Instruction Decode

File: Instruction Decode.sch

Sheet: Register D

File: Register D.sch

Sheet: Power-on Reset

File: Power-on Reset.sch

Sheet: Execute

File: Execute.sch

Sheet: Expansion

File: Expansion.sch



TTL microcomputer built from 74xx series logic chips.

Sheet: /
File: MainBoard.sch

Title: TurtleTTL: Main Board

Size: A	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 1/20





Register D controls the device select lines for peripherals and memory.

Sheet: /Register D/
File: Register D.sch

Title: Register D

Size: A	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 2/20



The XY register pair sets the value on the sixteen-bit Address Bus.

Sheet: /Register XY/
File: Register XY.sch

Title: Registers X and Y

Size: USLetter	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 3/20





Sheet: /Program Counter/	
File: Program Counter.sch	
Title: Program Counter	
Size: USLetter Date:	**Rev:**
KiCad E.D.A. eeschema (5.1.0-0)	Id: 4/20

Sheet: PC/IF

File: PC_IF.sch

Sheet: Instruction RAM Address

File: Instruction RAM Address.sch

Sheet: Instruction ROM

File: Instruction ROM.sch

Sheet: Instruction RAM

File: Instruction RAM.sch

Sheet: Instruction Register

File: Instruction Register.sch

Instructions can be fetched from either Instruction ROM or Instruction RAM.
The lower 32KB of the address space is mapped to ROM, the remainder to RAM.

Sheet: /Instruction Fetch/
File: Instruction Fetch.sch

Title: Instruction Fetch

Size: A4	Date:	**Rev:**
KiCad E.D.A. eeschema (5.1.0-0)		Id: 5/20





The PC/IF register sits between the program counter and the Instruction Fetch stage. This alleviates timing constraints related to the phase shift between the register clock and the control clock.

Sheet: /Instruction Fetch/PC/IF/
File: PC_IF.sch

Title: PC/IF

Size: USLetter	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 6/20



Instruction ROM is located on a daughter board.
This schematic describes the connectors by attach it to the main board.

Sheet: /Instruction Fetch/Instruction ROM/
File: Instruction ROM.sch

Title: Instruction ROM

Size: USLetter	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 7/20





Instruction RAM uses an address from either the program counter or the address bus.
If the program counter is in the upper 32KB of the address space then use the program counter as we're running in Instruction RAM.

Sheet: /Instruction Fetch/Instruction RAM Address/
File: Instruction RAM Address.sch

Title: Instruction RAM Address

Size: A4	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 8/20


Programs must take care to never read or write to Instruction RAM while the program counter is in the upper half of the address space. This will surely lead to unexpected and incorrect operation.
U30A
74LS08
U31A
74LS04
U30B
74LS08
U31B
74LS04
PO0
PI0
PO1
PI1
PO[0..7]
PI[0..7]
U33
IDT71256SA12TPG
U34
IDT71256SA12TPG
VCC
GND
IRAMAddr0
IRAMAddr1
IRAMAddr2
IRAMAddr3
IRAMAddr4
IRAMAddr5
IRAMAddr6
IRAMAddr7
IRAMAddr8
IRAMAddr9
IRAMAddr10
IRAMAddr11
IRAMAddr12
IRAMAddr13
IRAMAddr14
IRAMAddr[0..15]
U35
74LS245
U36
74LS245
IRAM8
IRAM9
IRAM10
IRAM11
IRAM12
IRAM13
IRAM14
IRAM15
IRAM0
IRAM1
IRAM2
IRAM3
IRAM4
IRAM5
IRAM6
IRAM7
DataBus0
DataBus1
DataBus2
DataBus3
DataBus4
DataBus5
DataBus6
DataBus7
DataBus[0..7]
IRAM[0..15]
For purposes of reading and writing, Instruction RAM is mapped to both the lower and upper halves of the address space. Though, the control unit only executes code in the upper half.
C30 100nF
C31 100nF
C32 100nF
C33 100nF
C34 100nF
C35 100nF
The Instruction RAM module allows a portion of Instruction Memory to be accessed from the data bus.
Sheet: /Instruction Fetch/Instruction RAM/
File: Instruction RAM.sch
Title: Instruction RAM
Size: USLetter
Date:
Rev:
KiCad E.D.A. eeschema (5.1.0-0)
Id: 9/20



The Instruction Register receives input from either Instruction ROM or Instruction RAM.

Sheet: /Instruction Fetch/Instruction Register/
File: Instruction Register.sch

Title: Instruction Register

Size: A	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 10/20


Lower Microcode ROM
ID/EX registers
U43
GLS29EE010
U45
74F574
U44
GLS29EE010
U46
74F574
U47
74F574
Upper Microcode ROM
C43 100nF
C44 100nF
C45 100nF
C46 100nF
C47 100nF
VCC
GND
IR8
IR9
IR10
IR11
IR12
IR13
IR14
IR15
ControlWord0
ControlWord1
ControlWord2
ControlWord3
ControlWord4
ControlWord5
ControlWord6
ControlWord7
ControlWord8
ControlWord9
ControlWord10
ControlWord11
ControlWord12
ControlWord13
ControlWord14
ControlWord15
ControlWord[0..15]
C[0..7]
IR0
IR1
IR2
IR3
IR4
IR5
IR6
IR7
C0
C1
C2
C3
C4
C5
C6
C7
A=B
CarryOut
IR[0..15]
ControlClock
The Instruction Decoder decodes an eight bit opcode into a sixteen-bit control word.
Sheet: /Instruction Decode/
File: Instruction Decode.sch
Title: Instruction Decode
Size: A
Date:
Rev:
KiCad E.D.A. eeschema (5.1.0-0)
Id: 11/20


C[0..7]
GND
C7 C6 C5 C4 C3 C2 C1 C0
9 8 7 6 5 4 3 2 1
J5
C Register LED Connector
VCC
U48
74LS245
20
C0 2
C1 3
C2 4
C3 5
C4 6
C5 7
C6 8
C7 9
A0 A1 A2 A3 A4 A5 A6 A7
VCC
B0 B1 B2 B3 B4 B5 B6 B7
18 DataBus0
17 DataBus1
16 DataBus2
15 DataBus3
14 DataBus4
13 DataBus5
12 DataBus6
11 DataBus7
VCC 1
A->B
19 CE
GND
10
GND
CO
DataBus[0..7]
HLT DI BI BO AI AO FI EO PI PO XO YO XI YI J CO
ControlWord15 ControlWord14 ControlWord13 ControlWord12 ControlWord11 ControlWord10 ControlWord9 ControlWord8 ControlWord7 ControlWord6 ControlWord5 ControlWord4 ControlWord3 ControlWord2 ControlWord1 ControlWord0
ControlWord[0..15]
17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
GND
J6
Control Word LED Connector
VCC
C48
100nF
GND
The lower eight bits of the instruction register can be expressed onto the data bus as a constant value.
Sheet: /Execute/
File: Execute.sch
Title: Execute
Size: A
Date:
Rev:
KiCad E.D.A. eeschema (5.1.0-0)
Id: 12/20


VCC
RV1
R_POT
GND
R1 1k
R2 1k
R3 4.7k
R4 1k
R5 1k
R6 4.7k
R7 1k
R8 1k
R9 4.7k
R10 1k
R11 1k
R12 4.7k
R13 1k
R14 1k
R15 4.7k
R16 1k
R17 1k
R18 4.7k
R19 1k
R20 1k
R21 4.7k
U49A LM393
U49B LM393
U50A LM393
U50B LM393
U52A LM393
U52B LM393
U53A LM393
J7
Speed Control LED Connector
U51
GLS29EE010
VDD
VSS
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16
WE OE CE
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
NC NC
ClockRate0
ClockRate1
ClockRate2
C49 100nF
C50 100nF
C51 100nF
C52 100nF
C53 100nF
Form a Flash ADC from an array of voltage comparators.
Convert the output to a three-bit number which selects the clock rate.
An array of LEDs indicates the selected speed.
Sheet: /Speed Control/
File: Speed Control.sch
Title: Speed Control
Size: USLetter
Date:
Rev:
KiCad E.D.A. eeschema (5.1.0-0)
Id: 13/20



The clock module divides the signal from the crystal oscillator at a rate determined by the three-bit control signal.

Sheet: /Clock/
File: Clock.sch

Title: Clock

Size: A | Date: | **Rev:**
KiCad E.D.A. eeschema (5.1.0-0) | Id: 14/20



The MCP100 provides Power-on Reset functionality.
A button is also provided to manually reset the machine.
During reset, the control clock is pulsed repeatedly to flush the pipeline.

Sheet: /Power-on Reset/
File: Power-on Reset.sch

Title: Power-on Reset

Size: A	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 15/20







Register A is wired to the ALU's A operand.

Sheet: /Register A/
File: Register A.sch

Title: Register A

Size: A	Date:	**Rev:**
KiCad E.D.A. eeschema (5.1.0-0)		Id: 16/20







Register B is wired to the ALU's B operand.

Sheet: /Register B/
File: Register B.sch

Title: Register B

Size: A | Date: | **Rev:**
KiCad E.D.A. eeschema (5.1.0-0) | Id: 17/20



The ALU operands are directly wired to the A and B registers.
The bits of the constant register provide the ALU control signals.

Sheet: /ALU/
File: ALU.sch

Title: ALU

Size: A	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 18/20





Sheet: /Bus Display/		
File: Bus Display.sch		
Title: Bus Display		
Size: A	Date:	**Rev:**
KiCad E.D.A. eeschema (5.1.0-0)		Id: 19/20



TurtleTTL provides several connectors for expansion cards.

Sheet: /Expansion/
File: Expansion.sch

Title: Expansion

Size: A	Date:	Rev:
KiCad E.D.A. eeschema (5.1.0-0)		Id: 20/20