{"payload":{"header_redesign_enabled":false,"results":[{"id":"288953891","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"foxxy777/divider_5","hl_trunc_description":"verilog for divider_5","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":288953891,"name":"divider_5","owner_id":38045414,"owner_login":"foxxy777","updated_at":"2020-08-20T08:54:23.706Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":90,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afoxxy777%252Fdivider_5%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/foxxy777/divider_5/star":{"post":"ZZO4v3yceHg6irdRsqcuWiVeYglt7Kbq_iRTvrzwfkYKF9mPig-XygOLjRWK7NGqIgLsfaGRKhGxzYHqOHDIHg"},"/foxxy777/divider_5/unstar":{"post":"eOPy-o4SdHbwdmlS_72S13X-YAd-bvgL2MsdvDFBGwb1B3PPZKUZGh1JWzv8RHQnpMyCjS0acHNZXescFSDwMA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"BHiXJYwjN259VvRBdI8NwdfnpIqaIyUi2mnHG1UQ1MslI7t2V6q7ovCqGCUeCwcEw2cPM3FI7-_RLI3FmoBqzA"}}},"title":"Repository search results"}