{"payload":{"header_redesign_enabled":false,"results":[{"id":"288956724","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"foxxy777/half_divider_4.5","hl_trunc_description":"4.5分频verilog代码","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":288956724,"name":"half_divider_4.5","owner_id":38045414,"owner_login":"foxxy777","updated_at":"2020-08-20T09:00:24.740Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":56,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afoxxy777%252Fhalf_divider_4.5%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/foxxy777/half_divider_4.5/star":{"post":"pZQqKvACsLcxCfRhKv7QNZ6ZYq7QIiU6aAU37hBrKgvBQvX5tDdUQPBMxZzB33uD3Lm9A0WxoH579quFRp6a6g"},"/foxxy777/half_divider_4.5/unstar":{"post":"bouEXIT_2BWSome95AU-uARptOspBMp42Y9o0ZqIO218rSy0x_gP8lt4nn3NPuIQNAyWasXIvmMcKf64EEDMeQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lOPlsewpOjjr5HjL2_kMd3veg25USXr3Mytb1BdXW8be9nVOdqMhzxjN9lmUwVYImNfquQqQppC0Cc6p-V9ssw"}}},"title":"Repository search results"}