


Biestáveis

Circuitos Digitais II


Prof. Fernando Passold

Biestáveis

Biestável RS básico:



a) Circuito interno com portas NOT e NAND.




b) Símbolo do Biestável RS.

Análise de funcionamento do RS básico:

Condições de “repouso” (mantendo estado):

Condições iniciais: Próximo estado?

$$\begin{array}{ll} S=0 & Q(t)=0 \\ R=0 & \end{array} \longrightarrow Q(t+1)=?$$



(a)


A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Análise de funcionamento do RS básico:

Condições de “repouso” (mantendo estado):

Condições iniciais: Próximo estado?

$$\begin{array}{ll} S=0 & Q(t)=0 \\ R=0 & \end{array} \longrightarrow Q(t+1)=?$$



(a)

A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Análise de funcionamento do RS básico:

Condições de “repouso” (mantendo estado):

Condições iniciais:

$S=0$ $Q(t)=0$
 $R=0$

Próximo estado?


$\rightarrow Q(t+1)=?$

Condições iniciais:


$S=0$ $Q(t)=1$
 $R=0$

Próximo estado?

$\rightarrow Q(t+1)=?$



(a)



(b)

A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0


Análise de funcionamento do RS básico:

Condições de “repouso” (mantendo estado):

Condições iniciais:

$$\begin{matrix} S=0 \\ R=0 \end{matrix}$$

Próximo estado?
 $\rightarrow Q(t+1)=?$




(a)

Condições iniciais:


$$\begin{matrix} S=0 \\ R=0 \end{matrix}$$

Próximo estado?
 $\rightarrow Q(t+1)=?$





(b)

Conclusões:



Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado. Não muda.




Análise de funcionamento do RS básico:

Setando o biestável:

Condições iniciais:

$S=1$ $Q(t)=0$ $R=0$ $\rightarrow Q(t+1)=?$




(a)

Obs: análise supondo que porta 1 é mais rápida que a porta 2.

A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Diagrama no tempo:




Análise de funcionamento do RS básico:

Setando o biestável:

Condições iniciais: Próximo estado?

$$S=1 \quad Q(t)=0 \quad \rightarrow \quad Q(t+1)=?$$


$$R=0$$



(a)

Obs: análise supondo que porta 1 é mais rápida que a porta 2.

Diagrama no tempo:



A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0


Análise de funcionamento do RS básico:

Setando o biestável:

Condições iniciais: Próximo estado?


$$S=1 \quad Q(t)=0 \quad \rightarrow \quad Q(t+1)=?$$

$$R=0$$



(a)

Obs: análise supondo que porta 1 é mais rápida que a porta 2.



A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Análise de funcionamento do RS básico:


Setando o biestável:

Condições iniciais:

$S=1$
 $R=0$

$Q(t)=1$


→ $Q(t+1)=?$



(b)

Obs: análise supondo que porta 1 é mais rápida que a porta 2.

Diagrama no tempo:



A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Análise de funcionamento do RS básico:


Setando o biestável:

Condições iniciais:

$S=1$
 $R=0$

$Q(t)=0$

Próximo estado?
 $\rightarrow Q(t+1)=?$



(a)

Conclusões:


Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set

Condições iniciais:


$S=1$
 $R=0$

$Q(t)=1$

Próximo estado?
 $\rightarrow Q(t+1)=?$



(b)




Análise de funcionamento do RS básico:

Resetando o biestável:

Condições iniciais: Próximo estado?

$$\begin{array}{ll} S=0 & Q(t)=0 \\ R=1 & \end{array} \quad \rightarrow Q(t+1)=?$$



(a)

Obs: análise supondo que porta 1 é mais rápida que a porta 2.

A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0


Análise de funcionamento do RS básico:

Resetando o biestável:

Condições iniciais: Próximo estado?


$$S=0 \quad Q(t)=1 \quad \rightarrow \quad Q(t+1)=?$$

R=1



(b)

Obs: análise supondo que porta 1 é mais rápida que a porta 2.




A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Análise de funcionamento do RS básico:

Resetando o biestável:

Condições iniciais:


$S=0$ $Q(t)=0$
 $R=1$



(a)

Condições iniciais:


$S=0$ $Q(t)=1$
 $R=1$



(b)

Conclusões:

Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set
0	1	0	Reset




Análise de funcionamento do RS básico:

Setando e Resetando simultaneamente:

Condições iniciais: Próximo estado?

$$\begin{array}{ll} S=1 & Q(t)=0 \\ R=1 & \end{array} \quad \rightarrow \quad Q(t+1)=?$$




(a)

A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Biestável básico RS


Conclusões finais:



a) Circuito interno com portas NOT e NAND.


c) Tabela funcional:

Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set
0	1	0	Reset
1	1	1	Não utilizado* ($Q=\bar{Q}$)



b) Símbolo do Biestável RS.

d) Diagrama de estados:



Análise de funcionamento do RS básico:

Setando e Resetando simultaneamente:

Condições iniciais: Próximo estado?



$S=1$ $Q(t)=0$

$\rightarrow Q(t+1)=?$

Condições iniciais: Próximo estado?

$S=1$ $Q(t)=1$
 $R=1$

$\rightarrow Q(t+1)=?$




(a)


Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set
0	1	0	Reset
1	1	1	Não utilizado* ($Q=\bar{Q}$)

Conclusões:

(b)



Biestável básico RS




a) Circuito interno com portas NOT e NAND.

c) Tabela funcional:

Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set
0	1	0	Reset
1	1	1	Não utilizado* ($Q=\bar{Q}$)

d) Diagrama de estados:



e) Equação de transição:


$$Q(t+1) = S(t) + \overline{R(t)} \cdot Q(t)$$

Biestável básico RS


Dedução e. de transição:

Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set
0	1	0	Reset
1	1	1	Não utilizar: $Q(t+1) = \bar{Q}(t+1)$

$Q(t+1)$:



d) Diagrama de estados:




e) Equação de transição:

$$Q(t+1) = S(t) + R(t) \cdot Q(t)$$

Outros biestáveis RS:


Biestável RS básico com portas NOR:




Set	Clear	Saída
0	0	Não muda
1	0	$Q = 1$
0	1	$Q = 0$
1	1	Inválida*

*produz $Q = \bar{Q} = 0$

(b)




Biestável RS com portas NOT+OR:



Biestável RS:

Exemplo de uso:


Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set
0	1	0	Reset
1	1	1	Condição inválida




Latch RS

Biestável com entrada de ENABLE:

Nível lógico ALTO permite que níveis lógicos introduzidos nos pinos “Set” e “Reset” passem para dentro do biestável.





Biestável RS.



Solution:


Aplicação de biestável RS

Círcuito problema do efeito “*bouncing*” de chaves:



Aplicação de biestável RS

Circuito para eliminar efeito “*bouncing*” de chaves:



Circuitos de Debouncing

Outro circuito empregando Schmitt-trigger:








Fig.: Função transferência do Schmitt-trigger.




Operação de um Schmitt trigger:


Ex.: 7414:



a) Simulação de Schmitt-trigger.



b) Função transferência.


An aerial photograph of a coastal region featuring numerous small, dark, elongated landforms, likely sandbars or small islands, scattered across a bright blue lagoon. The coastline is visible on the right side of the frame. The water has varying shades of blue and turquoise, indicating different depths or sediment types.

Latches

Flip-Flops

Latches x Flip_Flops: Biestáveis

- **Latch:** entrada “extra” (**Enable**) sensível à nível lógico:



Inputs		Output
EN	D	Q
0	X	Q_0 (no change) ← “hold
1	0	0
1	1	1

"X" indicates "don't care"
 Q_0 is state Q just
prior to EN going LOW

(b)





Fig.: D Latch
(transparent
latch)




Latches x Flip_Flops: Biestáveis

- **Flip-Flop**: entrada “extra” (**Clock**) sensível à borda do sinal (nesta entrada):







Detector de bordas


- “Positive edge-detection circuit”




Detectores de Bordas



Parâmetros no tempo:



Latch Tipo D:





(a) Circuito interno.

Set	Reset	$Q(t+1)$	Obs:
0	0	$Q(t)$	Mantêm estado.
1	0	1	Set
0	1	0	Reset
1	1	1	Condição inválida

b) Tabela verdade do Latch D:

G	D	$Q(t+1)$	Obs:
0	X	$Q(t)$	Mantêm estado.
1	0	1	Reset
1	1	1	Set

d) Simulação no tempo:




c) Diagrama de estados.





Latch D

Cl comercial:





Completar:




Biestáveis D comerciais

- 7474: Flip-Flop D,
- 7475: Latch D,

74LS74 Flip-Flop




Entradas assíncronas...



- Num FF-D ou FF-JK, as **entradas D, J ou K** são ditas “síncronas” porque seu efeito na saída do FF depende da sincronização com o sinal de “clock”.
- **Entradas assíncronas ($\overline{\text{PRESET}}$, $\overline{\text{CLEAR}}$)**: sobre-escrevem as entradas síncronas; operam de forma independente das entradas síncronas e do sinal de clock e são usadas para ajustar (“forçar”) um FF para o estado 0 ou 1 em qualquer instante de tempo (principalmente quando recém se alimenta um circuito, para garantir sua condição inicial).

74LS74

Flip-Flop




AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
f_{MAX}	Maximum Clock Frequency	25	33		MHz	Figure 1
t_{PLH} t_{PHL}	Clock, Clear, Set to Output		13	25	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
			25	40	ns	

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
$t_W(H)$	Clock	25			ns	Figure 1
$t_W(L)$	Clear, Set	25			ns	Figure 2
t_s	Data Setup Time — HIGH LOW	20			ns	Figure 1
		20			ns	
t_h	Hold Time	5.0			ns	Figure 1

Parâmetros AC



*The shaded areas indicate when the input is permitted to change for predictable output performance.

t_p = propagation delay;
 t_s = setup time;
 t_h = hold time;
 t_w = asynchronous times.

t _{PLH}		Clock, Clear, Set to Output	13	25	ns	Figure 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t _{PHL}			25	40	ns		


AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t _{W(H)}	Clock	25			ns	Figure 1
t _{W(L)}	Clear, Set	25			ns	Figure 2
t _s	Data Setup Time — HIGH	20			ns	Figure 1
	LOW	20			ns	
t _h	Hold Time	5.0			ns	Figure 1


$V_{CC} = 5.0 \text{ V}$

Flip-Flop JK:

- Circuito interno



Flip-Flop JK:



MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\bar{S}_D	\bar{C}_D	J	K	Q	\bar{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	\bar{q}	q
Load "0" (Reset)	H	H	I	h	L	H
Load "1" (Set)	H	H	h	I	H	L
Hold	H	H	I	I	q	q

* Both outputs will be HIGH while both \bar{S}_D and \bar{C}_D are LOW, but the output states are unpredictable if \bar{S}_D and \bar{C}_D go HIGH simultaneously.

H, h = HIGH Voltage Level


L, I = LOW Voltage Level

X = Immaterial

I, h (q) = Lower case letters indicate the state of the referenced input
(or output) one setup time prior to the HIGH-to-LOW clock transition

Dados: On Semiconductor (Division of Motorola; <http://onsemi.com>)




Ex.: 74LS76:
LOGIC SYMBOL



V_{CC} =PIN 5

GND=PIN 13

FF-JK: 74LS76



AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
f_{MAX}	Maximum Clock Frequency	30	45		MHz	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH}	Clock, Clear, Set to Output		15	20	ns	
t_{PHL}			15	20	ns	


AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t_W	Clock Pulse Width High	20			ns	$V_{CC} = 5.0 \text{ V}$
t_W	Clear Set Pulse Width	25			ns	
t_s	Setup Time	20			ns	
t_h	Hold Time	0			ns	



Biestáveis
Master-Slave...



FF RS MS (Master-Slave)



FF JK MS (Master Slave)



Atenção: 74LS76 ≠ 7476!

SN74LS76A

Dual JK Flip-Flop with Set and Clear

The SN74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

'LS76A

FUNCTION TABLE

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H [†]	H [†]
H	H	↓	L	L	Q ₀	\bar{Q}_0
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	
H	H	H	X	X	Q ₀	\bar{Q}_0



September 1986
Revised July 2001

DM7476

Dual Master-Slave J-K Flip-Flops with
Clear, Preset, and Complementary Outputs

'76

FUNCTION TABLE

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H [†]	H [†]
H	H	⊟	L	L	Q ₀	\bar{Q}_0
H	H	⊟	H	L	H	L
H	H	⊟	L	H	L	H
H	H	⊟	H	H	TOGGLE	

[†] This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.