

# Aritmética Binária & ULAs

## Prof. Fernando Passold


© Nov/2008, Jun/2012

# REVISÃO



# Cascateamento de Somadores BCD:

CI Somador BCD:  
- 74HCT583 (4 bits)



**FIGURA 6.15** Conexão de somadores em cascata para somar dois números decimais de três dígitos.

# Estrutura Interna Somador BCD:

Note: enquanto o resultado de uma soma não ultrapassa o número 9, o somador BCD atua exatamente igual a um somador binário.

O que acontece então quando o resultado é  $\geq 10$  ?

$$Y = C_4 + \sum_3 \cdot \sum_2 + \sum_3 \sum_2 \sum_1$$

Detecta casos de resultados  $> 9$

$$Y = C_4 + \sum_3 (\sum_2 + \sum_2 \cdot \sum_1)$$

$$Y = C_4 + \sum_3 (\sum_2 + \sum_1)$$

Ref	$C_4$	Saída VR binário					Saída VBCD				
		$\Sigma_3$	$\Sigma_2$	$\Sigma_1$	$\Sigma_0$		$C_4$	$S_4$	$S_3$	$S_2$	$S_1$
:		:									:
8	0	1	0	0	0		0	1	0	0	0
9	0	1	0	0	1		0	1	0	0	1
+1	10	0	1	0	1	0	1	0	0	0	0
+1	11	0	1	0	1	1	1	0	0	0	1
+1	12	0	1	1	0	0	1	0	0	1	0
+1	13	0	1	1	0	1	1	0	0	1	1
	14	0	1	1	1	0	1	0	1	0	0
	15	0	1	1	1	1	1	0	1	0	1
	16	1	0	0	0	0	1	0	1	1	0
	17	1	0	0	0	1	1	0	1	1	1
	18	1	0	0	1	0	1	1	0	0	0

$$x + \bar{x}y = x + y$$

# Estrutura Interna Somador BCD:

Exemplo:


$$\begin{array}{r}
 6 \\
 + 7 \\
 \hline
 13
 \end{array}
 \quad
 \begin{array}{r}
 0100 \\
 + 0111 \\
 \hline
 1011
 \end{array}
 \quad
 \left. \begin{array}{l} \text{1o-Somador Binário} \\ \text{2o-Somador Binário} \end{array} \right\}$$

Para DEC/Display  
7-Segmentos

$$Y = C_4 + \sum_3 \cdot \sum_2 + \sum_3 \sum_2 \sum_1$$


$$Y = C_4 + \sum_3 (\sum_2 + \sum_2 \cdot \sum_1)$$

$$Y = C_4 + \sum_3 (\sum_2 + \sum_1)$$



# Recordando: Subtração ( $C_2$ ) usando Cls Somadores binários:

Neste caso:  $\Sigma = A - B$



# Uso do “Inversor Controlado”:





Fig.: Exemplo de solução típica empregada em circuitos aritméticos binários.

## Exemplo usando Inversor Controlado:

- Círcuito de subtração:  $\Sigma = A - B$



0001100114110101110100111011011000000111

卷之三

10101111101001110101101101000000000111

101111010011010110000000011

0111010011111110001100111101011101001101011010000001111

111111100011100111101011101011000000111

THE JOURNAL OF CLIMATE VOL. 17, NO. 11, NOVEMBER 2004

01110011111010111010011101011010000000111

101101100110101000000111

卷之三

110111101010011111111110001111001111101011110100111010110100000001111

1001111011110100111011010000000111

101011010000000111

TITANIC SURVIVORS

1110001110011111010111010011101011000000111


1101110100111111100011100111101011101001101011010000000111

# Circuitos de ULAs

# Circuitos Digitais I

## f. Fernando Passold

# ULA simples de 1 bit:




ULA:


-**Unidade Lógica e Aritmética;**  
-Resume em si mesma a possibilidade de execução de operações básicas (AND, OR, NOT) e soma de duas palavras binárias.

◀ Figura ao lado:  
ULA simples de 1 bit.

## (Cont) ULA simples de 1 bit:



# Arquitetura genérica de uma ULA



# ULA 74LS382/HC382:





Tabela de função do 74HC382:

S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Operação	Comentário
0 0 0	CLEAR	F <sub>3</sub> F <sub>2</sub> F <sub>1</sub> F <sub>0</sub> = 0000
0 0 1	B - A	Requer C <sub>N</sub> = 1
0 1 0	A - B	Requer C <sub>N</sub> = 1
0 1 1	A + B	Requer C <sub>N</sub> = 0
1 0 0	A ⊕ B	XOR
1 0 1	A + B	OR
1 1 0	AB	AND
1 1 1	PRESET	F <sub>3</sub> F <sub>2</sub> F <sub>1</sub> F <sub>0</sub> = 1111

Comentários:

- |  |   |
|--|---|
| A = número de entrada de 4 bits.             | F = número de salida de 4 bits.                 |
| B = número de entrada de 4 bits.             | C <sub>N+4</sub> = "carry-out" de posición MSB. |
| C <sub>N</sub> = "carry-in" en posición LSB. | OVR = 1 para overflow de números con signo.     |
| S = 3 bits para seleccionar operación.       | NULL = 1 cuando salida igual a cero             |
|  | SGN = 1 para indicar resultado negativo         |



# ULA 74LS382/HC382 (cont)




Tabela de funções do 74HC382:


$S_2 S_1 S_0$	Operação	Comentário
0 0 0	CLEAR	$F_3 F_2 F_1 F_0 = 0000$
0 0 1	$B - A$	Requer $C_N = 1$
0 1 0	$A - B$	Requer $C_N = 1$
0 1 1	$A + B$	Requer $C_N = 0$
1 0 0	$A \oplus B$	XOR
1 0 1	$A + B$	OR
1 1 0	AB	AND
1 1 1	PRESET	$F_3 F_2 F_1 F_0 = 1111$

Exemplos de Operações:

- Subtração (em  $\setminus C_2$ ):

- Com  $S_2 S_1 S_0 = 001$ , a ULA subtrai o número de entrada A do número de entrada B. O resultado surge em  $F_3 F_2 F_1 F_0$ . Note que a operação de subtração exige  $C_N=1$ !

- Compare com:



# ULA 74LS382/HC382 (cont)




Tabela de funções do 74HC382:

$S_2 S_1 S_0$	Operação	Comentário
0 0 0	CLEAR	$F_3 F_2 F_1 F_0 = 0000$
0 0 1	$B - A$	Requer $C_N = 1$
0 1 0	$A - B$	Requer $C_N = 1$
0 1 1	$A + B$	Requer $C_N = 0$
1 0 0	$A \oplus B$	XOR
1 0 1	$A + B$	OR
1 1 0	AB	AND
1 1 1	PRESET	$F_3 F_2 F_1 F_0 = 1111$

## Exemplos de Operações:

### Subtração (em 1C2):

Com  $S_2 S_1 S_0 = 001$ , a ULA subtrai o número de entrada A do número de entrada B. O resultado surge em  $F_3 F_2 F_1 F_0$ .

Note que a operação de subtração exige  $C_N=1$ !

### ■ Operação XOR:

- Com  $S_2 S_1 S_0 = 100$ , a ULA realiza XOR bit à bit sobre as entradas A e B.

- Se  $A_3 A_2 A_1 A_0 = 0110$  e  $B_3 B_2 B_1 B_0 = 1100$ , será obtido:

$$F_3 = A_3 \oplus B_3 = 0 \oplus 1 = 1$$

$$F_2 = A_2 \oplus B_2 = 1 \oplus 1 = 0$$

$$F_1 = A_1 \oplus B_1 = 1 \oplus 0 = 1$$

$$F_0 = A_0 \oplus B_0 = 0 \oplus 0 = 0$$

# ULA 74LS382/HC382 (cont)




Tabela de funções do 74HC382:

S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Operação	Comentário
0 0 0	CLEAR	F <sub>3</sub> F <sub>2</sub> F <sub>1</sub> F <sub>0</sub> = 0000
0 0 1	B - A	Requer C <sub>N</sub> = 1
0 1 0	A - B	Requer C <sub>N</sub> = 1
0 1 1	A + B	Requer C <sub>N</sub> = 0
1 0 0	A ⊕ B	XOR
1 0 1	A + B	OR
1 1 0	AB	AND
1 1 1	PRESET	F <sub>3</sub> F <sub>2</sub> F <sub>1</sub> F <sub>0</sub> = 1111

## Problemas:

- Determine as saídas do 74LS382 para as seguintes entradas:  
S<sub>2</sub>S<sub>1</sub>S<sub>0</sub> = 010;  
A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub> = 0100;  
B<sub>3</sub>B<sub>2</sub>B<sub>1</sub>B<sub>0</sub> = 0001, e C<sub>N</sub> = 1.

Resposta:

$$\begin{aligned}F_3F_2F_1F_0 &= 0011 \\C_{N+4} &= 1 \\OVR &= 0\end{aligned}$$

- Altere o código de seleção anterior para 011 e repita o exercício mantendo as mesmas entradas.

Resposta:

$$\begin{aligned}F_3F_2F_1F_0 &= 0110 \\C_{N+4} &= 0 \\OVR &= 0\end{aligned}$$

# ULA 74LS382/HC382 (cont)




Tabela de funções do 74HC382:

$S_2 S_1 S_0$	Operação	Comentário
0 0 0	CLEAR	$F_3 F_2 F_1 F_0 = 0000$
0 0 1	$B - A$	Requer $C_N = 1$
0 1 0	$A - B$	Requer $C_N = 1$
0 1 1	$A + B$	Requer $C_N = 0$
1 0 0	$A \oplus B$	XOR
1 0 1	$A + B$	OR
1 1 0	AB	AND
1 1 1	PRESET	$F_3 F_2 F_1 F_0 = 1111$

Problemas:

- Determine as saídas do 74LS382 para as seguintes entradas:  
 $S_2 S_1 S_0 = 010$ ;  
 $A_3 A_2 A_1 A_0 = 0100$ ;  
 $B_3 B_2 B_1 B_0 = 0001$ , e  $C_N = 1$ .

Resposta:

$$\begin{aligned}F_3 F_2 F_1 F_0 &= 0011 \\C_{N+4} &= 1 \\OVR &= 0\end{aligned}$$


- Altere o código de seleção anterior para 011 e repita o exercício mantendo as mesmas entradas.

Resposta:

$$\begin{aligned}F_3 F_2 F_1 F_0 &= 0110 \\C_{N+4} &= 0 \\OVR &= 0\end{aligned}$$

## Outra ULA: 74181

Inputs



Outputs


Mode select $S_3 \ S_2 \ S_1 \ S_0$	Logic functions ( $M = H$ )	Arithmetic operations
		$(M = L)(\bar{C}_n = H)$
$L \ L \ L \ L$	$F = \bar{A}$	$F = \bar{A} \leftarrow$
$L \ L \ L \ H$	$F = \overline{A + B}$	$F = A + B$
$L \ L \ H \ L$	$F = \bar{A}B$	$F = A + \bar{B}$
$L \ L \ H \ H$	$F = 0$	$F = \text{minus 1 (2's comp.)}$
$L \ H \ L \ L$	$F = \overline{AB}$	$F = A \text{ plus } A\bar{B}$
$L \ H \ L \ H$	$F = \bar{B}$	$F = (A + B) \text{ plus } A\bar{B}$
$L \ H \ H \ L$	$F = A \oplus B$	$F = A \text{ minus } B \text{ minus 1}$
$L \ H \ H \ H$	$F = A\bar{B}$	$F = A\bar{B} \text{ minus 1}$
$H \ L \ L \ L$	$F = \bar{A} + B$	$F = A \text{ plus } AB$
$H \ L \ L \ H$	$F = \overline{A \oplus B}$	$F = A \text{ plus } B$
$H \ L \ H \ L$	$F = B$	$F = (A + \bar{B}) \text{ plus } AB$
$H \ L \ H \ H$	$F = AB$	$F = AB \text{ minus 1}$
$H \ H \ L \ L$	$F = 1$	$F = A \text{ plus } A^*$
$H \ H \ L \ H$	$F = A + \bar{B}$	$F = (A + B) \text{ plus } A$
$H \ H \ H \ L$	$F = A + B$	$F = (A + \bar{B}) \text{ plus } A$
$H \ H \ H \ H$	$F = A$	$F = A \text{ minus 1}$

\*Each bit is shifted to the next-more-significant position.

Simulador (em java) disponível em (25/11/2008):

<http://tams-www.informatik.uni-hamburg.de/applets/hades/webdemos/20-arithmetic/50-74181/demo-74182-ALU-CLA.html>


# Outra ULA: 74181



Obs: pines G y P previstos para generar o propagar de forma acelerada el *carry-out* (*fast-look-ahead carry*).

Seletor de operación S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Lógica (M=1)	Aritmética (M=0) (~C <sub>in</sub> =0)	Aritmética (M=0) (~C <sub>in</sub> =1)
0 0 0 0	~A	A + 1	A
0 0 0 1	~(A   B)	(A   B) + 1	A   B
0 0 1 0	~A & B	(A   ~B) + 1	A   ~B
0 0 1 1	0 (zero)	0 (zero)	-1
0 1 0 0	~(A & B)	A + (A & ~B) + 1	A + (A & ~B)
0 1 0 1	~B	(A   B)+(A & ~B)+1	(A   B) + (A & ~B)
0 1 1 0	A ^ B	A - B	A - B - 1
0 1 1 1	A & ~B	A & B	(A & B) - 1
1 0 0 0	~A   B	A + (A & B) + 1	A + (A & B)
1 0 0 1	~(A ^ B)	A + B + 1	A + B
1 0 1 0	B	(A   ~B)+(A & B)+1	(A   ~B) + (A & B)
1 0 1 1	A & B	A & B	(A & B) - 1
1 1 0 0	-1	A + A + 1	A + A
1 1 0 1	A   ~B	(A   B) + A + 1	(A   B) + A
1 1 1 0	A   B	(A   ~B) + A + 1	(A   ~B) + A
1 1 1 1	A	A	A - 1
Obs: ~	NOT Negación (complementa los bits).	^	OR

# Outra ULA: 74181



Códigos de selección	Funciones lógicas	Funciones aritméticas *		
		M = 0		M = 1
0 0 0 0	$\bar{A}$			A
0 0 0 1	$\overline{A+B}$			$A+B$
0 0 1 0	$\bar{AB}$			$A+\bar{B}$
0 0 1 1	0			-1
0 1 0 0	$\overline{AB}$			$A+A\bar{B}$
0 1 0 1	$\bar{B}$			$(A+B)+\bar{A}\bar{B}$
0 1 1 0	$A \oplus B$			$A-B-1$
0 1 1 1	$\bar{AB}$			$\bar{AB}-1$
1 0 0 0	$\bar{A}+B$			$A+AB$
1 0 0 1	$\overline{A \oplus B}$			$A+B$
1 0 1 0	B			$(A+\bar{B})+AB$
1 0 1 1	$AB$			$AB-1$
1 1 0 0	1			$A+A$
1 1 0 1	$A+\bar{B}$			$(A+B)+A$
1 1 1 0	$A+B$			$(A+\bar{B})+A$
1 1 1 1	A			$(A+\bar{B})+A+1$

\*: Expresadas en complemento a 2

+: Operador OR en funciones lógicas y signo más en operaciones aritméticas


-: Signo aritmético menos

— : Barra de inversión lógica

Obs: pines G y P previstos para generar o propagar de forma acelerada el *carry-out* (*fast-look-ahead carry*).

# Outra ULA: 74181 (cont.)

Distribuição e função dos pinos:



- A0 ... A3, entradas de operandos.
- B0 ... B3, entradas de operandos.
- /F0 ... /F3, saídas (ATIVO BAIXO) da ALU: onde aparecem os resultados das operações.
- Entradas S0 ... S3, correspondem as linhas de seleção de operação do circuito; mediante estas se seleciona a função que o circuito deve realizar.
- Entrada /M, entrada de controle (ATIVO BAIXO); por meio desta entrada se indica ao circuito a operação a realizar:
  - Si /M=1, realiza operações lógicas, e;
  - Si /M=0, realiza operações aritméticas.
- Entrada /C<sub>n</sub>, entrada de “carry-in” (ATIVO BAIXO). Esta entrada deverá estar ativada ou não de acordo com a operação aritmética à ser realizada.
- Saída /C<sub>n+4</sub> é a saída de “carry-out” (ATIVO BAIXO).
- Saída A=B, é uma saída em coletor aberto e indica quando os operadores de entrada são iguais. Por exemplo, quando é realizada a operação aritmética de subtração, esta saída se ativa quando ambos os operandos são iguais.
- Saída /G, de geração acelerada de carry (ATIVO BAIXO). Em operações aritméticas de soma, esta saída (se ativa) indica que o resultado F é maior ou igual a 16, e no caso de subtração, indica quando F é menor que zero.
- Saída /P, saída para propagação acelerada de carry (ATIVO BAIXO).
- As saídas /G e /P se usam para cascatear vários circuitos integrados do tipo 74181 empregando o método de propagação de carry em paralelo.

# ULA 74181

**Selector de operación**  
 $S_3 S_2 S_1 S_0$

**Aritmética**  
 $(M=0) (\sim C_{in}=1)$

0 0 0 0

A

0 0 0 1

$A \mid B$

0 0 1 0

$A \mid \sim B$

0 0 1 1

-1

0 1 0 0

$A + (A \& \sim B)$

0 1 0 1

$(A \mid B) + (A \& \sim B)$

0 1 1 0

$A - B - 1$

0 1 1 1

$(A \& B) - 1$

1 0 0 0

$A + (A \& B)$

**1 0 0 1**

**$A + B$**

1 0 1 0

$(A \mid \sim B) + (A \& B)$

1 0 1 1

$(A \& B) - 1$

1 1 0 0

$A + A$

1 1 0 1

$(A \mid B) + A$

1 1 1 0

$(A \mid \sim B) + A$

1 1 1 1

$A - 1$

## Function

0	1	2	3	4
4	5	6	7	2
8	9	A	B	1
C	D	E	F	0
-	+			


**Operand A**

0	1	2	3	4
4	5	6	7	2
8	9	A	B	1
C	D	E	F	0
-	+			

**Operand B**


0	1	2	3	4
4	5	6	7	2
8	9	A	B	1
C	D	E	F	0
-	+			

'181




1=logic/0=arithmetic


**Carry Out**



**Result**



**$A=B$  Flag**



**CLA Generation**

**Hades editor (applet mode)**

### Function

0	1	2	3
4	5	6	7
8	9	A	B
C	D	E	F
-	+		

### Operand A

0	1	2	3
4	5	6	7
8	9	A	B
C	D	E	F
-	+		

### Operand B

0	1	2	3
4	5	6	7
8	9	A	B
C	D	E	F
-	+		

### Carry In

$c_{in}$

1=logic/0=arithmetic

(13200,08400) 84.32% 100 ns t = 613.514,999,999,999

### CLA Generation

**'181**

**Selector de operación**  
 $S_3 \quad S_2 \quad S_1 \quad S_0$

<b>Selector de operación</b>	<b>Lógica (M=1)</b>	<b>Aritmética (M=0) (<math>\sim C_{in} = 0</math>)</b>
0 0 0 0	$\sim A$	$A + 1$
0 0 0 1	$\sim(A \mid B)$	$(A \mid B) + 1$
0 0 1 0	$\sim A \& B$	$(A \mid \sim B) + 1$
0 0 1 1	0 (zero)	0 (zero)
0 1 0 0	$\sim(A \& B)$	$A + (A \& \sim B) + 1$
0 1 0 1	$\sim B$	$(A \mid B) + (A \& \sim B) + 1$
<b>0 1 1 0</b>	<b><math>A \wedge B</math></b>	<b><math>A - B</math></b>
0 1 1 1	$A \& \sim B$	$A \& B$
1 0 0 0	$\sim A \mid B$	$A + (A \& B) + 1$
1 0 0 1	$\sim(A \wedge B)$	$A + B + 1$
1 0 1 0	$B$	$(A \mid \sim B) + (A \& B) + 1$
1 0 1 1	$A \& B$	$A \& B$
1 1 0 0	-1	$A + A + 1$
1 1 0 1	$A \mid \sim B$	$(A \mid B) + A + 1$
1 1 1 0	$A \mid B$	$(A \mid \sim B) + A + 1$
1 1 1 1	$A$	$A$

**Result**

**Carry Out**

**A=B Flag**

**CLA Generation**


**111 0011 + (-6) + 1001 - 3 i101**

**S=0110, M=0**  
**Carry-in=1**  
**A=3**  
**B=6**

Java Applet Window


24

# Aplicações de ULA → em CPUs






PISC1

Bradford  
J. Rodriguez



# Aplicações de ULA → em CPUs






## Aplicações de ULA → em CPUs

# Aplicações de ULA → em CPUs

Exemplo de operação à nível de máquina (Linguagem Assembly):



; Assembly program Z80

```
ORG 100H  
LD HL,1234H  
LD A,(HL)  
INC HL  
ADD A,(HL)  
INC HL  
LD (HL), A  
END
```

```
ORG 1234H  
DB 100,200
```


;Locate program  
;Address of first instruction  
;Operand 1 into HL  
;Address of 2nd operand  
;Addition  
;Address of result  
;store result  
;end of program

;Location of data  
;put 64H and 20H into memory location 1234H

Fonte (da figura):

<http://www.msxarchive.nl/pub/msx/mirrors/msx2.com/zaks/z80prg02.htm> (Disponível em 10 Jun 2014)

# Exemplo real: uP Z80 (8-bits)



Fonte: <http://www.msarchive.nl/pub/msx/mirrors/msx2.com/zaks/z80prg02.htm> (Disponível em 10 Jun 2014)

# Assembly - Exemplo:

Linha do programa

↓  
Posição na Memória (Endereço)

0001  
0002  
0003  
0004 0100 21 34 12  
0005 0103 7E  
0006 0104 23  
0007 0105 86  
0008 0106 23  
0009 0107 77  
0108  
0011  
0012  
0013 1234 64 C8

↓  
Número de erros = 0

Outra Posição na Memória: Dados


; Assembly program Z80

ORG 100H  
LD HL,1234H  
LD A,(HL)  
INC HL  
ADD A,(HL)  
INC HL  
LD (HL), A  
END

ORG 1234H  
DB 100,200

;Locate program at 100H  
;Address of first number  
;Operand 1 into Accu  
;Address of 2nd number  
;Addition  
;Address of result (sum)  
;store result  
;end of program

;Location of the data  
;put 64H and C8H



Fonte: <http://www.fb9dv.uni-duisburg.de/vs/de/education/Dv1/vorlesung2006/Z80-add.pdf> (Disponível em 10 Jun 2014)

# Assembly Z80 - Outros Exemplos.

```
ld a,5          ; load 5 into A
ld b,7          ; load 7 into B
add a,b        ; add B to A, store result to A
ld (Result),a  ; store the value of A into the variable Result
```


```
ld a,(Height)   ; loading Height into A
ld b,a          ; loading this value into B from A (it cannot be done
                ; directly from the variable; see the possibilities below)
ld a,(Width)    ; loading Width into A
add a,a          ; adding A to itself, making it multiplied by two
add a,b          ; adding the height once
add a,b          ; adding the height again to complete the sum
ld (Perim),a    ; storing the result into Perim
```

# Execução de programa em Assembly:


1st instruction:

**LD HL,1234H ;Address of first number**

Meaning: „HL := 1234H“ and (of course) „PC := PC + 3“



...After




# Execução de programa em Assembly:

4th instruction:

**ADD A, (HL)** ;Addition

Meaning: „A := A + [ HL ]“ and „PC := PC + 1“



Before...

0100	21
0101	34
0102	12
0103	7E
0104	23
0105	86
0106	23
0107	77
1234	64
1235	C8
1236	

Program

Data

# Registradores internos do Z80:

## Z80 8-bit Data Registers

*General Registers*

A	Flags
B	C
D	E
H	L


*Alternate Registers*

A'	F'
B'	C'
D'	E'
H'	L'


## Z80 Flags

S	Sign
Z	Zero
X	no flag
H	Half-Carry (Addition) for BCD Arithmetic
X	no flag
P/V	Parity/Overflow
N	Half-Carry (Subtraction) for BCD Arithmetic
C	Carry


# Arquitetura interna PIC 16F84 (8-bits)



# Arquitetura interna PIC 16F84 (8-bits)



# Arquitetura interna PIC 16F84 (8-bits)





# Processador de 4-bits TTL:




<http://ygg-it.tripod.com/index.html>

(Disponível em 20 Jun 2012)




# Processador de 4-bits TTL:




Debug Leds (Flags):  
Mostra status da ULA:  
Yellow=Carry,  
Green=Zero,  
Red=4-bit Accumulator

<http://ygg-it.tripod.com/index.html>

(Disponível em 20 Jun 2012)





Resultados:  
(Display de Saída)



Entradas:  
(Operadores +  
Instruções)

# Processador de 4 bits




OP-CODE & OPERAND	APOLLO181 Basic Instructions	Program Command example
8r	Execute operation p in Logic Mode on operands A (ACC) and B (register r)	Example 49, 8E: ALU s3,s2,s1,s0 = "1001" ACC = ACC XNOR RegE
9s	SET Carry flag to "no Carry" (s=0000) or SET Carry flag to "with Carry" (s=1111) (ACC unchanged)	Example 9F: SET "with carry"
An	Compare n with ACC and SET "with Carry" if ACC>n or SET Zero flag=1 if ACC=n (ACC unchanged)	Example 19, A8: ACC = 9h Compare and SET "with carry" (because 9h>8h)
Br	Compare register r with ACC and SET "with Carry" if ACC>r or SET Zero flag=1 if ACC=r (ACC unchanged)	Example 17, 25, B5: ACC = 7h Reg5 = 7h Compare and SET "Zero flag=1" (because 7h=7h)
Cn	If Zero flag= 1 jump to location $(16 * n + ACC)_{10}$	Example 19, A9, CF: ACC = 9h Compare and SET "Zero flag=1" (because 9h=9h) JUMP to F9
Dn	If "with Carry" jump to location $(16 * n + ACC)_{10}$	Example 19, A8, 10, DC: ACC = 9h Compare and SET "with carry" (because 9h>8h) ACC = 0h JUMP to C0
En	Load ACC with Input Port(n)	Example E2: ACC = PORT2
Fn	Load Output Port(n) with ACC	Example F8: PORT8 = ACC

# Arquitetura de Computadores:

Exemplos:  
- ARM7

Von Neumann's → A mesma memória estoca o programa e os dados.




1 único barramento de dados + 1 único barramento de endereços  
Eventual “gargalo” na busca e execução das instruções, limitando largura de banda!

# Arquitetura de Computadores:

Exemplos:  
- PIC;  
- ARM9;  
- ARM11;

Harward → Separa memória de dados da memória para estocar o programa.



Diferentes barramentos de dados e endereços: 1 para programa x outro para dados.

# ARM Cortex M3 → Raspberry Pi

