





**Power:** By Default Power will be supplied by the Beaglebone.


**Optionally** power can be supplied through FPGA VIN header J1.




**1 x Auxillary Power output Headers**




LOGI-LOGO-600  
LOGO3  
VALENTFX-LOGO-750  
Logo5  
LOGI-LOGO-750  
LOGO4




### VCC\_INT




### VCC\_AUX




### VCC0




### VCC1




### VCC2




### VCC3




Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution




M[1:0] pull ups are set to select Self config by default. See UG380 p40 for pin descriptions.  
01 = SelfConfig  
11 = SlaveConfig









FPGA Digital IO



SATA HIGH BANDWIDTH EXPANSION



PMOD1 PORT



PMOD2 PORT

