Verification ContinuumTM

ZeBu[®] LPDDR4 Memory Models

Version Q-2020.12, December 2020



Copyright Notice and Proprietary Information

© 2020 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

Contents

Overview	. 11
History	. 12
Related Documentation	
1.1. ZLPDDR4 Memory Models	
1.2. LPDDR4 Compliance	. 16
1.3. ZLPDDR4 Features	. 17
1.4. ZLPDDR4 Library	. 18
1.5. ZLPDDR4 Capacity with ZeBu	. 19
1.6. Performance	20
1.6.1. Logic Resources	
1.6.2. Operating Frequency on ZeBu	
1.7. ZLPDDR4 DIMM Memory Models	. 21
1.8. Limitations	
2.1. Installing the ZLPDDR4 Package	
2.1.1. Installation Procedure	
2.1.1.1. Package Structure and Content	24
2.2. Uninstalling the ZLPDDR4 Package	. 25
3.1. Overview	28
3.2. Functional Block Diagram	29
3.3. Interfaces of ZLPDDR4 Memory Model	
3.4.1. LPDDR4 Device Interface Modifications	. 35
3.4. Differences with LPDDR4 SDRAM Models	. 35
3.4. Differences with LPDDR4 SDRAM Models	. 35 35
3.4. Differences with LPDDR4 SDRAM Models 3.4.1. LPDDR4 Device Interface Modifications 3.4.1.1. DQS_t_ _in/DQS_c__in and DQS_t__out/ DQS_c__out Ports35 3.4.1.2. DQS__oe Output Enable Port	. 35 35
3.4.1. LPDDR4 Device Interface Modifications	. 35 35 35
3.4.1. LPDDR4 Device Interface Modifications 3.4.1.1. DQS_t_ _in/DQS_c__in and DQS_t__out/ DQS_c__out Ports35 3.4.1.2. DQS__oe Output Enable Port 3.4.1.3. ODT_CA_ and ZQ Input Ports. 3.4.2. LPDDR4 Operations	. 35 35 35
3.4. Differences with LPDDR4 SDRAM Models 3.4.1. LPDDR4 Device Interface Modifications 3.4.1.1. DQS_t_ _in/DQS_c__in and DQS_t__out/ DQS_c__out Ports35 3.4.1.2. DQS__oe Output Enable Port 3.4.1.3. ODT_CA_ and ZQ Input Ports 3.4.2. LPDDR4 Operations 3.4.3. LPDDR4 Timing Modeling in ZLPDDR4	35 35 35 35
3.4. Differences with LPDDR4 SDRAM Models 3.4.1. LPDDR4 Device Interface Modifications 3.4.1.1. DQS_t_ _in/DQS_c__in and DQS_t__out/ DQS_c__out Ports35 3.4.1.2. DQS__oe Output Enable Port 3.4.1.3. ODT_CA_ and ZQ Input Ports. 3.4.2. LPDDR4 Operations 3.4.3. LPDDR4 Timing Modeling in ZLPDDR4 3.4.3.1. Read Operations	35 35 35 35
3.4. Differences with LPDDR4 SDRAM Models 3.4.1. LPDDR4 Device Interface Modifications 3.4.1.1. DQS_t_ _in/DQS_c__in and DQS_t__out/ DQS_c__out Ports35 3.4.1.2. DQS__oe Output Enable Port 3.4.1.3. ODT_CA_ and ZQ Input Ports 3.4.2. LPDDR4 Operations 3.4.3. LPDDR4 Timing Modeling in ZLPDDR4	35 35 35 35
3.4. Differences with LPDDR4 SDRAM Models 3.4.1. LPDDR4 Device Interface Modifications	35 35 35 36 36
3.4. Differences with LPDDR4 SDRAM Models 3.4.1. LPDDR4 Device Interface Modifications 3.4.1.1. DQS_t_ _in/DQS_c__in and DQS_t__out/ DQS_c__out Ports35 3.4.1.2. DQS__oe Output Enable Port 3.4.1.3. ODT_CA_ and ZQ Input Ports 3.4.2. LPDDR4 Operations 3.4.3. LPDDR4 Timing Modeling in ZLPDDR4 3.4.3.1. Read Operations 3.4.3.2. Write operations 3.5. Configurable Mode Register 3.5.1. zebuMR_common Register	35 35 35 35 36 36
3.4. Differences with LPDDR4 SDRAM Models 3.4.1. LPDDR4 Device Interface Modifications	35 35 35 35 36 36

3.6.1. For Binary Density Memory Models (4Gb, 8Gb, 16Gb Memory M-40	odels)
3.6.1.1. For Non-Binary Density Memory Models (6Gb and 12Gb Me	emory
Models)41	
4.1. Setting the Wrapper in the Compilation Project	44
4.1.1. Using a Wrapper	44
4.1.2. Wrappers and Associated Model Files Locations	44
4.1.3. Integrating the Wrapper with the DUT for ZeBu Compiler	44
4.2. Synthesizing and Compiling for ZeBu	46
4.2.1. Synthesis	
4.2.2. Compilation	
4.3. Simulation	47
4.3.1. Simulation with Gate-Level Model	
4.3.1.1. Gate-Level Simulation with Synopsys VCS	
4.3.1.2. Gate-Level Simulation with MTI ModelSim	
4.3.1.3. Gate-Level Simulation with Cadence NCSim	49
4.3.1.4. Simulation with Model	49
4.3.1.5. Simulation with Synopsys VCS	
4.3.1.6. Result of ZeBu IP License Checking	51
5.1. Running on ZeBu	53
5.2. Initializing Memories for Simulation	55
5.2.1. Using Verilog System Tasks	55
5.2.1.1. Using Specific Verilog Tasks	56
6.1. Overview	57
6.2. Package Content	58
6.3. Viewing Output	
6.3.1. Setting the Path of the Log File	58
6.3.2. Filename	
6.3.3. Log File Content	59
6.3.3.1. Header	59
6.3.3.2. Table Column	
6.3.4. Read And Write Commands	
6.3.4.1. Without Dynamic Control	
6.3.4.2. With Dynamic Control	
6.3.5. Unsupported commands	
6.3.6. Data filtering	
6.3.6.1. Register access	
6.3.6.2. Non-Data Commands	
6.3.6.3. Data filtering	

6.4. Setup	68
6.4.1. Before design compilation	.68
6.4.2. After design compilation	.68
6.4.3. Runtime	.68
6.4.4. Using zRun	.69
6.4.5. Using zRci	
6.4.6. Using a C++ Testbench	.69
7.1. Diagnostic Port	72
7.2. Alias Files for Verdi™	
7.2.1. Using Memory Interface Alias File	
7.2.2. Using Diagnostic Port Alias File	
8.1. Waveform Example	
8.2. Tutorial	
8.2.1. Tutorial's Files	
8.2.1.1. Files Used for HDL Simulation	.80
8.2.1.2. Files Used for Emulation on ZeBu with zRun and User-Defined To	cl
Script80	
8.2.2. Description	.81
8.2.2.1. Overview	.82
8.2.2.2. Content	.83
8.2.3. Running the Tutorial Examples	.83
8.2.3.1. Setting the Environment	
8.2.3.2. Running HDL Simulation	
8.2.3.3. Running Emulation with zRun and User-Defined Tcl Script	.84

List of Tables

ZLPDDR4 Models	18
Logic Resources Example	20
Operating Frequency	20
ZLPDDR4 Unidirectional Interface	30
ZLPDDR4 Bi-directional Interface	32
Diagnostic Port Signals	72

List of Figures

ZLPDDR4 Model Architecture	29
zebuMR_common Mapping with Default Values	38
Specific zebuMR mapping with default values	39
Error Message in zRun for Forbidden Register-Write	39
6Gb ZLPDDR4 Models with 15-bit Row Address	42
Wrapper Parameter Assignment in zCui Interface	45
Without Dynamic Control	64
Log File: With Dynamic Control	65
Tutorial DUT Overview	82

About This Manual

Overview

This manual describes how to use the ZeBu ZLPDDR4 SDRAM synthesizable memory model libraries with optimized memory capacity and performance.

History

This table gives information about the content of each revision of this manual, with indication of specific applicable version.

Doc Revision	Product Version	Date	Evolution
е	2015.09	Septe mber 15	 Updated doc revision, date, and version number. Updated ZeBu version Section 1.6.2 Updated simulator version in Section 1.6.3 Reorganized information in Section 6.1
d	2015.06	June 15	Updated doc revision, date, and version number.
C	2015.03	Feb 15	 Updated features: ZeBu software compatibility with this version of the memory model has changed (see Section 1.6.2) Performance figures updated following enhancements on the zrm memory (Section 1.7) Paths to the Xilinx source files updated (Chapter 4) Enhancement: The Installation chapter has been improved (Chapter 2)
b	2014.09	Aug 14	New features: Compatibility with Cadence NCSim tool for simulation Diagnostic port for the memory model interface Alias files for Verdi provided Waveform examples Updated features: zrm address translation information updated for 6Gb and 12Gb memory models Warning about the mem_core_sp instance in load and dump operations debug signals updated Xilinx dedicated environment variable modified
а	2014.06	May 14	First edition.

Related Documentation

For details about the ZeBu supported features and limitations, you should refer to the ZeBu Release Notes in the ZeBu documentation package which corresponds to the software version you are using.

For information about synthesis and compilation for ZeBu, see *ZeBu Compilation Manual* and the ZeBu *zFAST Synthesizer Manual*.

For additional guidelines for an optimal integration process of ZeBu DRAM memory models, see the Application Note, VSAN001: Guidelines for the use of ZDDRx Models.

1 Introduction

1.1 ZLPDDR4 Memory Models

The ZeBu ZLPDDR4 synthesizable memory models can be used to model any Synchronous Low Power Double-Data Rate 4 (LPDDR4) DRAM.

The ZLPDDR4 library is provided as a set of IP models, with various densities and architectures listed in Section 1.4, compliant with LPDDR4 SDRAM memory devices.

These models are based on ZeBu zrm-based memory models. The type and size of zrm-based memory models depend on the ZLPDDR4 size and architecture.

The ZLPDDR4 memory models provide the usual ZeBu hardware debugging features such as runtime memory upload/download and memory cell READ/WRITE.

1.2 LPDDR4 Compliance

The ZLPDDR4 memory models are compliant with the LPDDR4 specifications documents issued by the JEDEC (JC42.6) and available to JEDEC members (www.jedec.org).

1.3 ZLPDDR4 Features

The ZeBu ZLPDDR4 SDRAM memory models provide the following features:

- Provides cycle-accurate SDRAM device model implemented in ZeBu.
- Provides memory blocks and locations initialization and dump at runtime.
- Includes HDL simulation model for DUT integration testing.
- Provides bidirectional blackbox components located in the component directory.
- Provides bidirectional Verilog or VHDL wrapper files to include the ZLPDDR4 memory model within the user DUT, located in the wrapper rtl directory.
- Provides analyzer feature, that logs memory model activity, decoded command and data payload.

1.4 ZLPDDR4 Library

ZeBu ZLPDDR4 memory models are available for 4Gb, 6Gb, 8Gb, 12Gb and 16Gb memory capacity components on any compatible ZeBu systems.

For each capacity, the ZLPDDR4 memory component comes in 2-channel and x16 architectures.

TABLE 1 ZLPDDR4 Models

Total Memory Density	Memory Density (per channel)	Memory Model
4 Gb	2 Gb	zlpddr4_4Gb_2CHANNEL_x16
6 Gb	3 Gb	zlpddr4_6Gb_2CHANNEL_x16
8 Gb	4 Gb	zlpddr4_8Gb_2CHANNEL_x16
12 Gb	6 Gb	zlpddr4_12Gb_2CHANNEL_x16
16 Gb	8 Gb	zlpddr4_16Gb_2CHANNEL_x16

1.5 ZLPDDR4 Capacity with ZeBu

Up to 8 ZLPDDR4 memory model instances are supported on any compatible ZeBu systems. This value is the same for ZLPDDR4_DIMM memory models.

1.6 Performance

1.6.1 Logic Resources

The ZLPDDR4 synthesizable ZeBu models use the following FPGA resources:

TABLE 2 Logic Resources Example

Memory Model	Resources
zlpddr4_4Gb_2CHANNEL_x16	1856 registers / 2679 LUTs / 1 single- port zrm
zlpddr4_16Gb_2CHANNEL_x1 6	1874 registers / 2567 LUTs / 1 single- port zrm

1.6.2 Operating Frequency on ZeBu

The following performance table has been tested with a primary clock connected directly to the ZLPDDR4 $\tt CK$ $\tt t$ $\tt A/CK$ $\tt t$ $\tt B$ clock input.

TABLE 3 Operating Frequency

ZeBu	drive rClk	ZLPDDR4 clock (CK_t_A/ CK_t_B)	zTime report (for driverClk)
ZeBu Server-1 (DDR3 Mem Server)	25 MHz	12.5 MHz	5.8 MHz
ZeBu Server-3 (DDR3 Mem Server)	10 MHz	5 MHz	5.0 MHz

Note

These figures may drop by 10 to 20% if the memory server is shared by several large design memories.

1.7 ZLPDDR4 DIMM Memory Models

ZeBu ZLPDDR4 memory models can be used to build UDIMM (Unbuffered DIMM) and RDIMM (Registered DIMM) memory models.

ZLPDDR4_UDIMM and ZLPDDR4_RDIMM memory models are customized and supplied by Synopsys, upon request, according to detailed user requirements.

1.8 Limitations

The following LPDDR4 operations/features are not supported and ignored by the current ZLPDDR4 models. A diagnostic port bit is raised when these features/ operations are received by the ZLPDDR4 (please refer to Chapter 6 for further details):

- Post-package repair (MR4 [4])
- The Refresh and Self Refresh operations are ignored by the ZLPDDR4 model.

Limitations

2 Installation

2.1 Installing the ZLPDDR4 Package

2.1.1 Installation Procedure

To install the ZLPDDR4 package, proceed as follows:

- 1. Make sure the ZEBU_IP_ROOT environment variable in your shell points to your IP installation directory. Set it accordingly otherwise.
- 2. Make sure you have WRITE permissions on the IP directory and on the current directory.
- 3. Launch the installation script as follows:

```
./ZLPDDR4.<VERSION>.sh install
```

Note

If the ZEBU_IP_ROOT environment variable is not set, you may launch the installation script as follows:

./ZLPDDR4. < VERSION > .sh install < ZEBU_IP_ROOT >

The installation process is complete and successful when the following message is displayed:

```
<IP>.<VERSION> successfully installed.
```

The memory models are installed under <code>\$ZEBU_IP_ROOT/HW_IP</code> sub-directory. This sub-directory is automatically created when necessary.

If an error occurred during the installation, a message is displayed to point out the error. Here is an error message example:

ERROR: /auto/path/directory is not a valid directory.

2.1.1.1 Package Structure and Content

After the ZLPDDR4 memory model package has been correctly installed, it provides the following elements:

■ under \$ZEBU_IP_ROOT/HW_IP/<IP>.<version>

lib directory	Compressed .so libraries (.gz) of the memory models for simulation.
script directory	User scripts for Verdi®.
example directory	HDL simulation and emulation example files described in the Chapter 7.
doc directory	This manual.

■ for each memory model capacity (<size>) and architecture (<archi>) under \$ZEBU IP ROOT/HW IP/<IP>.<version>/<size>/<archi>:

component directory	Memory model component black box for the design synthesis.
edif directory	Encrypted EDIF netlists of the memory models.
simu directory	/gate: Verilog gate-level netlists for model simulation. /rtl: Verilog level simulation model.
wrapper_rtl directory	Wrappers to include the component in the DUT as Verilog file.

During installation, symbolic links are created for an easy access from all ZeBu tools or simulation tools in:

- \$ZEBU IP ROOT/HW IP/<IP>: accesses the latest package of the memory models.
- \$ZEBU_IP_ROOT/HW_IP/lib: accesses the latest libIpSimu_<32/64>.so files.

2.2 Uninstalling the ZLPDDR4 Package

To uninstall the ZLPDDR4 package, launch the automatic uninstallation script as follows:

source \${ZEBU IP ROOT}/HW IP/ZLPDDR4.<VERSION>/uninstall

The uninstallation script executes the following operations:

- It removes the \$ZEBU IP ROOT/HW IP/ZLPDDR4.<VERSION> directory.
- It removes the
- \$ZEBU_IP_ROOT/HW_IP/ZLPDDR4 symbolic link for this package version.

Uninstalling the ZLPDDR4 Package

3 ZLPDDR4 Memory Models Description

The ZLPDDR4 synthesizable memory models are internally configured as multi-bank DRAMs and instantiate a ZeBu memory primitive (zrm) to model the DRAM memory array.


The zrm-based memory model used depends on the LPDDR4 size and architecture (see Section 1.4).

3.1 Overview

The ZLPDDR4 synthesizable memory models can be used to model any Synchronous Low Power Double-Data Rate 4 (LPDDR4) DRAM, using zrm memory resources. Such zrm-based memory models provide the usual ZeBu hardware debugging features such as runtime memory upload/download and memory cell READ/WRITE.

3.2 Functional Block Diagram

The ZLPDDR4 synthesizable ZeBu memory models are architectured as follows:



Remarks:

- A/B is the channel number A or B
- Signals in red are specific ZLPDDR4 signals that do not exist in the LPDDR4 standard interface (see Section 3.4.1 for further details.).

FIGURE 1. ZLPDDR4 Model Architecture

3.3 Interfaces of ZLPDDR4 Memory Model

Figure 1 shows the interface of the ZLPDDR4 memory. It is provided with the ZLPDDR4 Verilog or VHDL wrapper that allows using the model with a JEDEC-compliant bi-directional interface. Please refer to Section

for further details on how to use the wrapper.

The tables below describe the unidirectional and bidirectional ZLPDDR4 interfaces. The gray rows indicate specific ZLPDDR4 signals that do not exist in the LPDDR4 standard interface.

TABLE 4 ZLPDDR4 Unidirectional Interface

Name	Туре	Description
CK_t_A	CK_t_B	CK_c_A
CK_c_B	Input	Clock: CK_t_A/B and CK_c_A/B are differential clock inputs. All address command and control input signals are sampled on positive edges of CK_t_A/B . Each channel (A and B) has its own clock pair
$CK_c_{A/B}$ (negative) are not used in the ZLPDDR4 model.	CKE_A	CKE_B
Input	Clock Enable: CKE HIGH activates and CKE LOW de-activates internal clock signals and therefore device input buffers and output drivers.	CS_A
CS_B	Input	Chip Select: is considered part of the command code.
RESET_n	Input	Reset: when asserted LOW, this reset the both channels.
CA_A	CA_B	Input

 TABLE 4
 ZLPDDR4
 Unidirectional Interface (Continued)

Name	Туре	Description
Command/Address Inputs	DMI_A	DMI_B
I/O	Data Mask(DM) or Data Bus Inversion (DBI) according to the mode register configuration	DQ_A
DQ_B	I/O	Data Input/Output: Bi-directional data bus.
DQS_t_A_in	DQS_t_B_in DQS_c_A_in	DQS_c_B_in
Input	Data Strobe Input (Differential, DQS_t and DQS_c).	DQS_c_A_in and DQS_c_B_in are not used in the ZLPDDR4 model.
DQS_t_A_out	DQS_t_B_out DQS_c_A_out	DQS_c_B_out
Output	Data Strobe Output (Differential: DQS_t and DQS_c). It is output with READ data from the memory for each channel.	DQS_t_out is edge-aligned to READ data.
DQS_c_out (negative) is edge- aligned to READ data.	DQS_A_oe	DQS_B_oe
Output	DQS output enable signal.	Refer to Section
for further details.	probe	Output

TABLE 4 ZLPDDR4 Unidirectional Interface (Continued)

Name	Туре	Description
Diagnostic port.	Please refer to Chapter	for further details.
RBC_BRCn	Input	Addressing mode: it is defined as a parameter (USER_RBC_BRCn) for the component instance. The parameter value could be 0 for BRC mode and 1 for RBC mode. Default value is 0.

TABLE 5 ZLPDDR4 Bi-directional Interface

Name	Туре	Description
CK_t_A	CK_t_B	CK_c_A
CK_c_B	Input	Clock: $CK_t_{A/B}$ and $CK_c_{A/B}$ are differential clock inputs. All address command and control input signals are sampled on positive edges of $CK_t_{A/B}$. Each channel (A and B) has its own clock pair.
CK_c_ (negative) are not used in the ZLPDDR4 model.	CKE_A	CKE_B
Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers.	CS_A
CS_B	Input	Chip Select: is considered part of the command code.

 TABLE 5
 ZLPDDR4
 Bi-directional Interface (Continued)

Name	Туре	Description
RESET_n	Input	Reset: when asserted LOW, this reset the both channels.
CA_A	CA_B	Input
Command/Address Inputs.	DQ_A	DQ_B
I/O	Data Input/Output: Bi- directional data bus.	DQS_t_A
DQS_t_B DQS_c_A	DQS_c_B	I/O
Data Strobe (Bidirectional, Differential): The data strobe is bi-directional (used for READ and WRITE data) and differential (DQS_t_ and DQS_c_).	It is output with READ data and input with WRITE data. DQS_t is edge-aligned to READ data and centered with WRITE data.	DMI_A
DMI_B	I/O	Data Mask(DM) and/or Data Bus Inversion (DBI) according to the mode register configuration for READ/WRITE operations.
ODT_CA_A	ODT_CA_B	Input
CA ODT control: Used in conjunction with the mode register to turn on/off the ondie-termination for CA pins	ODT_CA_A and ODT_CA_B are not used in the ZLPDDR4 model	ZQ
Input	Calibration reference: Used to calibrate the output drive strength and termination resistance.	ZQ is not used in the ZLPDDR4 model

Note

All differential signals are modeled as single-ended signals. Therefore on all differential signals available at a component's pinout, only xxx_t signals are really connected inside the memory model.

3.4 Differences with LPDDR4 SDRAM Models

3.4.1 LPDDR4 Device Interface Modifications

3.4.1.1 DQS_t_<A/B>_in/DQS_c_<A/B>_in and DQS_t_<A/B>_out/ DQS_c_<A/B>_out Ports

The DQS_t and DQS_c bi-directional differential ports have been replaced by 4 unidirectional ports:

- DQS_t_<A/B>_in and DQS_c_<A/B>_in: inputs to the ZLPDDR4 model
- DQS_t_<A/B>_out and DQS_c_<A/B>_out: outputs from the ZLPDDR4 model

Since the DQS port is used to latch data, this modification allows avoiding gated clocks. For proper use, the original DQS bidirectional signal should be split into four unidirectional ports inside the LPDDR4 controller mapped in your design.

3.4.1.2 DQS <A/B> oe Output Enable Port

An additional output enable port, DQS_<A/B>_oe, is available to manage the direction of DQ and DQS bi-directional signals: DQS_<A/B>_oe=1 when DQ and DQS buses are driven by the memory.

3.4.1.3 ODT_CA_<A/B> and ZQ Input Ports

The $ODT_CA_<A/B>$ and ZQ input signal are JEDEC-compliant signal that are not used in the ZLPDDR4 interface.

3.4.2 LPDDR4 Operations

The ZLPDDR4 model is functionally equivalent to the LPDDR4 memory device, but timing requirements are not applicable. The ZLPDDR4 model is accurate up to a half cycle but cannot take into account setup and hold time for example.

All commands and operating modes (except Write Leveling, Bus training and MPC command) are accepted by the ZLPDDR4 model, including the programming of mode

registers defining Read/Write latencies and burst lengths.

Refresh and self-refresh commands are ignored.

Refer to the reference LPDDR4 device datasheets for descriptions of correct operations of the LPDDR4 SDRAM.

3.4.3 LPDDR4 Timing Modeling in ZLPDDR4

3.4.3.1 Read Operations

The real Read latency seen on the component interface is different from the Read latency value (RLmrs) set in the mode registers. The difference is caused by the DQS output access time from CK t (t_{DOSCK}), which is device-dependent:

```
Data Read Latency = RLmrs + t<sub>DOSCK</sub>
```

In order to model the behavior with DDR cycle accuracy, ZLPDDR4 models contain a specific mode register named <code>zebuReg[19:16]</code> (possible values: 0 to 15) to control the <code>t_DQSCK</code> timing delay. A <code>t_DQSCK</code> unit is equivalent to a half-cycle of <code>CK_t_<A/B></code> clock, in other words 0 means a 0 ns delay and 15 means a delay equivalent to 7.5*CK <code>t <A/B></code> periods.

Programming information for <code>zebuReg</code> register is available in Section

Example:

With a CK_t_<A/B> running at 800 MHz (1.25 ns) for the memory device, the t_{DQSCK} must be programmed as zebuReg[19:16]=4h'3 to model a t_{DQSCK} equal to 1.875 ns.

Corresponding Tcl script for modification of the register from zRun:

```
ZEBU_Signal_write top.zlpDDR4.rank_0_ins_zebuMR.zebuReg 0x3XXXX %h ZEBU_Signal_write top.zlpDDR4.rank_1_ins_zebuMR.zebuReg 0x3XXXX %h ZEBU_Monitor_flush
```

3.4.3.2 Write operations

The LPDDR4 uses an unmatched DQS DQ path for lower power, so the first DQ data seen

on the component interface is different from the Write latency value (WLmrs) set in the mode registers. The difference is caused by the DQS to DQ delay time (t_{DQS2DQ}), which is device-dependent:

Data Write Latency = WLmrs + t_{DOS2DO}

In order to model the behavior with DDR cycle accuracy, ZLPDDR4 models contain a specific mode register named <code>zebuReg[23:20]</code> (possible values: 0 to 4) to control the t_{DQS2DQ} timing delay. This indicates first valid edge (rising or falling) of <code>CK_t_<A/B></code> for sampling first data <code>DQ</code>.

A t_{DQS2DQ} unit is equivalent to a half-cycle of $CK_t<A/B>$ clock, in other words 0 means a 0 ns delay and 4 means a delay equivalent to 2*CK t periods.

Programming information for zebuReg register is available in Section 3.5.

Example:

With a CK_t running at 800 MHz (1.25 ns) for the memory device, the t_{DQS2DQ} must be programmed as zebuReg[23:20]=3b'001 to model a t_{DOS2DO} equal to 625 ps.

Corresponding Tcl script for modification of the register from zRun:

```
ZEBU_Signal_write top.lpDDR4.rank_0_ins_zebuMR.zebuReg 0x1XXXXX %h
ZEBU_Signal_write top.lpDDR4.rank_1_ins_zebuMR.zebuReg 0x1XXXXX %h
ZEBU Monitor flush
```

3.5 Configurable Mode Register

The ZLPDDR4 memory models have a common register (zebuMR_common) and a specific register (zebuMR) for each channel A and B for runtime control of the t_{DQSCK} and t_{DOS2DO} values.

3.5.1 zebuMR_common Register

Each instance of the ZLPDDR4 model has a <code>zebuMR_common</code> register common to both channels of this instance. It is divided into several Mode Registers (MR), each one corresponding to specific information.

The following table describes the common zebuMR common register content:

-				_	_		
bits	23	16	15	8	7	0	
[MR7[7:0]		MR6	[7:0]	MR5[7:0]		
default value		0 x 3	(0x0		0xff	
information	Re	vision ID2	Revis	sion ID1	Man	ufacturer ID	

FIGURE 2. zebuMR_common Mapping with Default Values

The path to the zebuMR_common register is:

<path_to_zlpddr4_inst>.ins_zebuMR_common.zebuReg[23:0]

3.5.1.1 Specific zeBuMR Register for Each Channel

Each instance of the ZLPDDR4 model has two zebuMR registers: one dedicated to channel A and one to channel B.

Each zebuMR is divided into several Mode Registers (MR), each one corresponding to specific information.

The following table describes the zebuMR register content for each channel:

bits	23 20	19 16	15	14 13	12	11 5	4	3 0
[tngs2ng	togscx		MR3[7:6]	MR3[1]	MR2[6:0]	MR1[7]	MR1[3:0]
default value	0x4 0xd		0	0x0	0x0	0x0	0x0	0x0
infor- mation	see Section 3.4.3		reserved	read/write dbi enable	Write post- amble length	Read and Write latencies	Read post- amble length	Burst length and Read/Write preamble

FIGURE 3. Specific zebuMR mapping with default values

The paths to the zebuMR register for each channel are:

```
<path_to_zlpddr4_inst>.rank_0_ins_zebuMR.zebuReg[23:0]
<path to zlpddr4 inst>.rank 1 ins zebuMR.zebuReg[23:0]
```

If the compilation settings for register write were not the one described in Section 4.2.2, the register write operation is not possible at runtime. The following message is displayed at runtime when attempting to write to a configuration register:



FIGURE 4. Error Message in zRun for Forbidden Register-Write

3.6 zrm Address Translation

The memory space of the LPDDR4 device is three-dimensional and is organized in banks, rows and columns. In the ZLPDDR4 memory model, the memory space is flat (bank*row*column depth array of words).

The zrm address is decoded from Bank, Row and Column addressing of LPDDR4.

The RBC_BRCn input is available at the ZLPDDR4 interface to select the zrm memory array addressing mode at compilation time. Two modes are available:

- BRC for {Bank, Row, Column} addressing
- RBC for {Row, Bank, Column} addressing

In BRC mode, the starting address for zrm will be transformed into {Bank, Row, Column} where Bank is the most significant address bit.

In RBC mode, the starting address for zrm will be transformed into {Row, Bank, Column} where Row is the most significant address bit.

To change zrm addressing:

- RBC BRCn = Ofor BRC mode (default)
- RBC BRCn = 1 for RBC mode

3.6.1 For Binary Density Memory Models (4Gb, 8Gb, 16Gb Memory Models)

For example, if you want to read your memory in a design using the 4Gbx16 (2Gb/channel) ZLPDDR4 model with:

- Bank=1(3bits)
- Row=1(14bits)
- Column=4(10bits)

then the starting address for zrm (in hexadecimal) will be as follows:

- BRC Mode: (RBC_BRCn = 0)

 zrm addr[26:0] = {001,000000000001,0000000100} = 27'h1000404
- RBC Mode: (RBC_BRCn = 1)
 zrm_addr[26:0] = {0000000000001,001,0000000100} = 27'h0002404

SYNOPSYS CONFIDENTIAL INFORMATION

3.6.1.1 For Non-Binary Density Memory Models (6Gb and 12Gb Memory Models)

The 6Gb and 12Gb ZeBu ZLPDDR4 memory models are non-binary density devices. As a consequence, only three quarters of the row address space is valid. When the MSB of row address bit is HIGH, the MSB-1 address bit must be LOW.

This has no impact in RBC mode. However in BRC mode, the zrm address will be converted to have a linear addressing as follows:

```
zrm \ address = (bank\_addr \times MAX\_ROW\_SIZE \times MAX\_COL\_SIZE) + (row\_addr \times MAX\_COL\_SIZE) + column\_addr
```

Example

If you want to read your memory in a design using the 6Gbx16 (3Gb/channel) 7LPDDR4 model with:

- Bank=1(3bits)
- Row=1(15bits)
- Column=4(10bits)
- MAX ROW SIZE = $24576 (2^{15}*3/4)$ for this model
- MAX_COL_SIZE = $1024 (2^{10})$ for this model

then the starting address for zrm (in hexadecimal) will be as follows:

```
■ BRC Mode: (RBC_BRCn = 0)
```

```
zrm \ addr[27:0] = (1*24576*1024) + (1*1024) + 4 = 28'h1800404
```

■ RBC Mode: (RBC_BRCn = 1)

```
zrm_addr[27:0] = {000000000000001,001,0000000100} = 28'h0002404
```




FIGURE 5. 6Gb ZLPDDR4 Models with 15-bit Row Address

Synopsys, Inc.

4 Integration with the DUT

This section describes how to integrate the ZLPDDR4 memory model with the DUT.

You should first have properly set the wrapper in your compilation project, as described in Section 4.1 below.

In this manual:

- <hw ip path> stands for \$ZEBU IP ROOT/HW IP
- <ip path> stands for <hw ip path>/ZLPDRR4.<version>
- <model path> stands for <ip path>/<size>/<arch>
- <xilinx_verilog> stands for the Xilinx Verilog source. This path depends on the
 ZeBu platform:
 - ☐ ZeBu Server-1, Server-2 and Blade-2:
 - ◆ for 32-bit Linux OS: \$ZEBU_ROOT/ise/ISE_DS/ISE/bin/lin/xilinxd
 - for 64-bit Linux OS: \$ZEBU_ROOT/ise/ISE_DS/ISE/bin/lin64/xilinxd
 - ☐ ZeBu Server-3:
 - ◆ for 32-bit Linux OS: \$ZEBU_ROOT/vivado/bin/unwrapped/lnx32.0/xilinxd
 - for 64-bit Linux OS: \$ZEBU_ROOT/vivado/bin/unwrapped/lnx64.0/xilinxd

4.1 Setting the Wrapper in the Compilation Project

4.1.1 Using a Wrapper

The ZLPDDR4 memory has a unidirectional interface with additional ports which are not part of the JEDEC standard. Then, in order to substitute a standard DRAM memory with a JEDEC-compliant bidirectional interface, the ZLPDDR4 memory model should be integrated with the DUT using a dedicated wrapper.

The wrapper for bidirectional DQS signal has three parameters:

- USER_RBC_BRCn: addressing mode. The parameter value should be 0 for BRC mode and 1 for RBC mode. Default value is 0.
- USER DQS DELAY: additional delay on DQS signal.
- USER_analyzer_en: Setting this parameter at 0 will disable the analyzer feature. Memory activity during the runtime will not be reported. Default value is 1.

4.1.2 Wrappers and Associated Model Files Locations

Source code files for wrappers of the ZLPDDR4 interface are available at <model path>/wrapper rtl.

Associated blackbox description Verilog and VHDL files are available at <model_path>/component: <model_name>_bidir.<v/vhd>.

4.1.3 Integrating the Wrapper with the DUT for ZeBu Compiler

This section describes how to add the wrapper to an existing zcui compilation project. The EDIF netlist is available at <model path>/edif/ <model name>.edf.

 In the DUT, change the ZLPDDR4 model name to match the new bidirectional component name and modify the pathname as follows: <model_path>/ component/<model_name>_bidir.<v/vhd>. 2. Create a new dedicated group (for example, GRP_ZLPDDR4) in the DUT group that contains the following wrapper file:

```
<model_path>/wrapper_rtl/<model_name>_bidir.v.
```

The assignment of the parameters for the wrapper is made through the **Generic/Parameters** panel of zcui for the group instantiating the DUT.




FIGURE 6. Wrapper Parameter Assignment in zCui Interface

4.2 Synthesizing and Compiling for ZeBu

4.2.1 Synthesis

During synthesis you must use a blackbox for the ZLPDDR4 component. The blackbox Verilog and VHDL files are available at <model_path>/component and integrated as described earlier in Section 4.1.2 and 4.1.3.

Enable the DPI synthesis for the Analyzer feature.

4.2.2 Compilation

To compile the ZLPDDR4 memory models, you must add the appropriate encrypted ZLPDDR4 EDIF netlist in your system-level compiler script.

You can find the encrypted netlist at the following location:

```
<model path>/edif/ <model name>.edf
```

The two following compilation settings must also be checked to be sure that the Configurable Mode Register (see Section 3.5) can be written at runtime:

- The Enable BRAM Read&Write/Write Register/Save&Restore item in the Debugging tab of zcui is activated.
- The ZeBu ZLPDDR4 memory model logic is mapped on an FPGA where there is no RLDRAM instantiated (RLDRAM memories are present on 4C and 8C FPGA modules only). When instantiating RLDRAM memories in a 4C or 8C module, it is highly recommended to map the ZLPDDR4 model in the ZeBu memory server FPGA (F4 FPGA for the 4C module, F8 FPGA for the 8C module). For that purpose, manual mapping commands should be added for compilation in zcui.

Note

No message is displayed during compilation but the register write operation is not possible at runtime.

4.3 Simulation

The ZLPDDR4 package is supplied with:

- A libIpSimu_<32/64>.so library in the <hw_ip_path>/lib directory for simulation purposes.
- a liblpddre4_analyzer_simu_<32/64>.so library in the <hw_ip_path>/lib directory of analyzer.
- A gate-level Verilog simulation model in an encrypted format with encryption depending on the target HDL simulator. It is available in the <model_path>/simu/gate directory
- Verilog simulation model in an encrypted format with encryption depending on the target HDL simulator. It is available in the <model path>/simu/rtl directory.

4.3.1 Simulation with Gate-Level Model

To simulate the ZLPDDR4 component:

- Compile the provided ZLPDDR4 gate-level simulation model found in <model path>/simu/gate.
- 2. Instantiate a glbl Xilinx component in your top-level module.
- 3. Include the following Xilinx HDL simulation model library in your simulation environment: Unisims for ISE 9.1 and later

4.3.1.1 Gate-Level Simulation with Synopsys VCS

If your design includes SystemVerilog files, it is recommended to add the following lines mentioning ZLPDDR4 at the end of the script:

```
vcs +v2k <my_options> <file_list> -sverilog
<model_path>/simu/gate/vcs/<model_name>.vp
<hw_ip_path>/lib/libIpSimu /libIpSimu_<32/64>.so
<xilinx_verilog>/verilog/src/glbl.v
<hw_ip_path>/lib/liblpddr4_analyzer_simu_<32/64>.so
-y <xilinx_verilog>/verilog/src/unisims +libext+.v
```

If you need to use several different ZLPDDR4 models, you should compile each one separately as VCS does not support multiple compilations of the same sub-modules in the same command line.

Example:

Otherwise, you would get the following error message:

```
Error-[MPD] Module previously declared
```

4.3.1.2 Gate-Level Simulation with MTI ModelSim

4.3.1.3 Gate-Level Simulation with Cadence NCSim

4.3.1.4 Simulation with Model

To simulate the ZLPDDR4 component:

- Compile the provided ZLPDDR4 simulation model found in <model_path>/simu/ rtl.
- 2. Instantiate a glbl Xilinx component in your top-level module.
- 3. Include the following Xilinx HDL simulation model library in your simulation environment: Unisims for ISE 9.1 and later.

4.3.1.5 Simulation with Synopsys VCS

If your design includes SystemVerilog files, it is recommended to add the following lines mentioning ZLPDDR4 at the end of the script:

```
vcs +v2k <my_options> <file_list> -sverilog
  <model_path>/simu/rtl/vcs/<model_name>.vp
  <hw_ip_path>/lib/libIpSimu /libIpSimu_<32/64>.so
  <xilinx_verilog>/verilog/src/glbl.v
  -y <xilinx_verilog>/verilog/src/unisims +libext+.v
  <hw_ip_path>/lib/liblpddr4_analyzer_simu_<32/64>.so
```

If you need to use several different ZLPDDR4 models, you should compile each one separately as VCS does not support multiple compilations of the same sub-modules in the same command line.

Example:

```
vlogan +v2k -sverilog
<model_path>/simu/rtl/vcs/<model_name>.vp
<xilinx_verilog>/verilog/src/glbl.v
-y <xilinx_verilog>/verilog/src/unisims +libext+.v

vlogan +v2k -sverilog
<model_path>/simu/rtl/vcs/<model_name>.vp
<xilinx_verilog>/verilog/src/glbl.v
-y <xilinx_verilog>/verilog/src/unisims +libext+.v

vcs <my_options> <my_top_level_name> <hw_ip_path>/lib/libIpSimu_<32/64>.so
```

Otherwise, you would get the following error message:

```
Error-[MPD] Module previously declared
```

4.3.1.6 Result of ZeBu IP License Checking

For simulation with VCS, you should get the following (according to the model) when the license check is successful:

Otherwise, contact your local representative.

5 Accessing ZLPDDR4 Models (zrm Load & Dump)

5.1 Running on ZeBu

To access the content of the memory at runtime, you can use the standard way to read from or write to ZeBu memories with its appropriate hierarchical path:

```
<path_to_zLPDDR4_mem_A>=<path_to_zlpddr4_inst>.rank_0_mem_core_logic
<path_to_zLPDDR4_mem_B>=<path_to_zlpddr4_inst>.rank_1_mem_core_logic
Example:
```

You want to initialize a memory in a design using a 4Gb(x16) ZLPDDR4 model with the memory.init content file. If the path to the ZLPDDR4 instance is

Top dut.my zlpddr4 ins, then the full path to the zrm memory would be:

```
<path_to_zlpddr4_mem_A>=Top_dut.my_zlpddr4_ins.rank_0_mem_core_logic
<path_to_zlpddr4_mem_B>=Top_dut.my_zlpddr4_ins.rank_1_mem_core_logic
```

Note

Additional memory, mem_core_sp, exists for the LPDDR4 model. It is the physical view of the memory array. Therefore, do not use it.

Also, when dumping the memory content, if the size of the dump files is bigger than 512Mbytes, these dump files are split into smaller files during runtime. However, you can disable splitting of dump files into smaller size files by setting the value of the ZEBU_DONT_SPLIT_MEMDUMP variable to false.

Therefore you have to add the following lines in specific files:

■ In a designFeatures file (default mode for synthesizable testbenches):

```
$memoryInitDB = "init mem"
```

where <code>init_mem</code> is a file consisting of a collection of lines, with each line listing a memory and the corresponding content file name. In this example, the content of the <code>init_mem</code> file is:

```
<path_to_zlpddr4_mem_A> memory.init
<path_to_zlpddr4_mem_B> memory.init
```

■ In a C++ co-simulation testbench:

```
my_memory_A = my_board->getMemory("<path_to_zlpddr4_mem_A>");
my_memory_A->loadFrom("memory.init");
my_memory_B = my_board->getMemory("<path_to_zlpddr4_mem_B>");
my_memory_B->loadFrom("memory.init");
In a Verilog HDL co-simulation testbench:
$ZEBU_readmem("memory.init", "<path_to_zlpddr4_mem_A>");
$ZEBU_readmem("memory.init", "<path_to_zlpddr4_mem_B>");
```

5.2 Initializing Memories for Simulation

In a Verilog simulation testbench, there are two methods for memory initialization. These methods can only be applied to ZLPDDR4 models simulated at gate.

The following displayed message at the beginning of the simulation will be helpful to retrieve the exact memory path:

```
----The logical memory array path is

tb.ins_zlpddr4.zlpddr4.rank_0_mem_core_sp.mem_logical (width = 16,
depth = 268435456, size = 4Gb, expansion = 4)

----The physical memory array path is

tb.ins_zlpddr4.zlpddr4.rank_0_mem_core_sp.mem (width = 64,
depth = 67108864, size = 4Gb)

---- The logical memory array path is

tb.ins_zlpddr4.zlpddr4.rank_1_mem_core_sp.mem_logical (width = 16,
depth = 268435456, size = 4Gb, expansion = 4)

---- The physical memory array path is

tb.ins_zlpddr4.zlpddr4.rank_1_mem_core_sp.mem (width = 64,
depth = 67108864, size = 4Gb)
```

5.2.1 Using Verilog System Tasks

These methods can be only used to access the physical view of the ZLPDDR4 memory model:

```
$readmemh("data0.hex",
    "<path_to_zlpddr4_inst>.rank_0_mem_core_sp.mem"[,start@, stop@]);

$writememh("dumpdata0.hex"
    "<path_to_zlpddr4_inst>.rank_1_mem_core_sp.mem"[,start@, stop@]);
```

Note

With this method, you can load and dump the physical views of memory arrays using multiple files (by calling \$readmemh and \$writememh system functions with different file names).

5.2.1.1 Using Specific Verilog Tasks

These methods are defined in each memory array and are used to access the logical view of the ZLPDDR4 memory model:

```
<path_zlpddr4_inst>.rank_0_mem_core_sp.zip_readmemh("file_name",st
art@,stop@)

<path_zlpddr4_inst>.rank_1_mem_core_sp.zip_readmemh("file_name",st
art@,stop@)
```

OR

```
<path_zlpddr4_inst>.rank_0_mem_core_sp.zip_writememh("file_name",s
tart@,stop@)

<path_zlpddr4_inst>.rank_1_mem_core_sp.zip_writememh("file_name",s
tart@,stop@)
```

Note

Due to the VCS® and MTI ModelSim® simulators' limitation on the maximum size of the array, the logical view is divided into parts of the 1G word which size depends on the DQ signal. Besides, if the start and stop addresses access different banks, an error occurs and an error message is displayed.

6 Analyzer

The ZLPDDR4 Analyzer feature enables high level debugging and is embedded in the memory model. This feature reports DRAM transaction, with data payload.

This section explains the Analyzer feature under following topics:

- Overview
- Viewing Output
- Setup

6.1 Overview

The Analyzer feature provides relevant information on each command that the memory model receives, including Read and Write data payload.

The Analyzer feature is disabled by default. To enable it, set the <code>USER_analyzer_en</code> to 1 when instantiating the ZLPDDR4 memory wrapper (in <code>\$ZEBU_IP_ROOT/HW_IP/wrapper_rt1</code>).

The communication between the ZLPDDR4 memory model and the software library that generates the analyzer log file relies on ZDPI feature.

By default, the analyzer ZDPI call cannot be dynamically disabled and then enable during the runtime. In this case, data payload is displayed with its related data command in a single block.

If you are using ZeBu commands to disable and enable the analyzer ZDPI call dynamically, during runtime, you must set the SNPS_VS_ZIP_DYNAMIC_CTRL environment variable to 1. In this case, not setting this variable may result in software failure.

In the dynamic mode, data command and data payload are displayed separately. Also, the analyzer log file reading is more difficult in this mode. See *Read And Write Commands* command section for more details.

6.2 Package Content

The existing Analyzer package contains an additional library in \$ZEBU_IP_ROOT/HW_IP/lib:

- For Zebu emulation: libzlpddr4_analyzer_64.so
- For simulation: libzlpddr4_analyzer_simu_64.so (or _32.so, depending on your architecture).

6.3 Viewing Output

You can configure the display for the Analyzer messages to display these in a file or a terminal. There is one analyzer file per rank.

You can perform this configuration using the DRAM_ANALYZER_OUTPUT environment variable.

The following are the permissible values for the DRAM_ANALYZER_OUTPUT environment variable and the tool behavior:

- **Not defined**: Analyzer messages are displayed in a log file.
- **TERM**: Analyzer messages are displayed in the terminal.
- **FILE**: Analyzer messages are displayed in a log file.

This section explains the following topics:

- Setting the Path of the Log File
- Filename
- Log File Content
- Read And Write Commands
- Unsupported commands
- Data filtering

6.3.1 Setting the Path of the Log File

You can set the path to the Analyzer log file using the DRAM_ANALYZER_FILE_PATH environment variable.

■ If not defined, default path is the current directory where the run is launched

■ If defined to a specific path, the log file will be created in this specific path.

6.3.2 Filename

The filename for a specific instance of ZLPDDR4 is the path of the instance in the design followed by analyzer.txt.

Note

The filename cannot be changed.

Example:

tb.ins zlpddr4 tb.zip0.zlpddr4.analyzer.txt

6.3.3 Log File Content

The Analyzer log file consists of the following sections:

- Header
- Table Column

6.3.3.1 Header

The header of the Analyzer log file consists of:

■ Scope, which signifies the LPDDR4 instance name on which the analyzer is reporting information.

Example:

tb.ins zlpddr4 tb.zip.zlpddr4.analyzer

■ Compile date where analyzer library has been compiled:

current analyzer version date: Thu 16 4 2020 - 20:36:33

- General information about the memory model, such as, size of the Bank Group, and size of the Bank Address. The following information is reported for the DIMM model:
 - □ dq_width of the memory model
 - Address organization

Example: SNPS_VS_ZIP_DYNAMIC_CTRL = 1

The following information is displayed in the Analyzer log file when the SNPS_VS_ZIP_DYNAMIC_CTRL environment variable is set to 1.

```
LPDDR4 model: dq_width = 16

Address organisation is {Bank Row Column}

Dynamic control is enabled, analyzer can be turned off/on at anytime
```

Example: SNPS_VS_ZIP_DYNAMIC_CTRL=0

The following information is displayed in the Analyzer log file when the SNPS_VS_ZIP_DYNAMIC_CTRL environment variable is set to 0 or is not set (default).

```
LPDDR4 model: dq_width = 16

Address organisation is {Bank Row Column}

Dynamic control is disabled, analyzer cannot be turned off/on at anytime
```

6.3.3.2 Table Column

The following are the columns in the Analyzer log file:

```
| GLOBAL | MEM | | LOGICAL | | | ZRM | | | ZTAMF | STAMF | CHANNEL | COMMAND | ADDRESS | BA | ROW | COL | ADDRESS | DM | DATA
```

This section explains the columns in the Analyzer log file:

- Global Stamp
- Mem Stamp
- Channel
- Command
- Logical Address
- \blacksquare BA
- ROW
- COL
- ZRM ADDRESS
- DM
- Data

Global Stamp

Time stamp reported by svGetTimeFromScope().

Mem Stamp

Reports the zLPDDR4 CK $_t$ <A/B> clock cycle counter.

Channel

Related channel of the zLPDDR4 (Channel A or B)

Command

Name of the reported command. Name displayed on the log file is the same as on the JEDEC specification.

Example



Logical Address

The reported Read and Write address is built based on the Bank Address (BA), Row (R) and Column (C). Depending the RBC_BRCn parameter value, reported address is:

■ RBC: {R,BA,C}■ BRC: {BA,R,C}

Each width may vary depending on the memory model (Refer to SDRAM addressing in the LPDDR4 SDRAM specification).

BA

Reports the Bank Address decoded from the related command.

ROW

Reports the Row Address decoded from the related command.

COL

Reports the Column Address decoded from the related command.

ZRM ADDRESS

Reports the address where the data is located in the ZRM memory array.

DM

Reports byte enable. Relevant for mask write command. 0 corresponding data byte is masked and not written in the memory. Else corresponding data byte is written in the memory. For non-masked command, byte enable is displayed at 1.

Data

Reports the MRW/MRR and Read/Write/Mask-Write data from/to memory.

Example



First line is reporting the first data of the burst, second line is reporting the second data of the burst, and so on.

6.3.4 Read And Write Commands

The display of data command and data payload depends on the SNPS_VS_ZIP_DYNAMIC_CTRL environment variable.

6.3.4.1 Without Dynamic Control

Since Read/Write command (RD/WR) and Data Payload (DATA) arrive separately on the bus, it is difficult to find the related command for a specific data payload. To ease the understanding of the Analyzer log file, Read and Write Command and Data Payload are reported in a single block in the log file. These have a single time stamp, where the command is issued.



In the above example, a write command arrives at Mem Stamp 42474, and data arrives at the zLPDDR4 after the write latency. Data command and Data payload are displayed in the log file when the last Data is received, in a single block.

The following figure illustrates the consecutive data command with their attached data payload:

21204743201	427321	ChA	IWR	fe52b41	Θ	28791	2b41	3f94ac	-	-
		ChA	WR DATA					3f94ac	1 1	d8 f9
l i	- 1	ChA	WR DATA					3f94ac	1 1	44 6c
i		ChA	WR DATA					3f94ac	îî	53 e9
		ChA	IWR DATA					3f94ac	1 1	ef 29
		ChA	IWR DATA					3f94ad1	îî	56 62
		ChA	IWR DATA				٠,	3f94ad	1 1	19 ab
	-	ChA	IWR DATA			- 1		3f94ad	11	5b 22
		ChA	IWR DATA		•			3f94ad	1 1	ac ad
1		ChA	IWR DATA					3f94au	1 1	e2 fa
	- 1	ChA	IWR DATA			- !		3f94ae	1 1	66 f1
		ChA	IWR DATA		•		. !	3f94ae	1 1	06 11 04 e2
	- !	ChA	IWR DATA				. !	3f94ae	1 1	73 82
			IWR DATA			- !			1 1	73 82
	- !	ChA			-			3f94af		
	- !	ChA	WR DATA		-	. !	. !	3f94af	1 1	ac 39
	- !	ChA	WR DATA	! .!	-	- !	- !	3f94af	1 1	d8 b4
2120470064	42740	ChA	WR DATA	4-5364		2070	264	3f94af	1 1	50 ec
2120478064	42740	ChB	WR	fe52b4	Θ	2879	2b4	3f94ac		- 40 40
	- !	ChB	WR DATA		•	- !	- !	3f94ac	1 1	d8 f9
	- !	ChB	WR DATA		-	. !	. !	3f94ac	1 1	44 6c
	- !	ChB	WR DATA		-	- !	. !	3f94ac	1 1	53 e9
	- !	ChB	WR DATA		-	- !	- !	3f94ac	1 1	ef 29
	- !	ChB	WR DATA		-	. !	. !	3f94ad	1 1	56 62
	-	ChB	WR DATA		•		. !	3f94ad	1 1	19 ab
-	-	ChB	WR DATA	-	-	-	-	3f94ad	1 1	5b 22
-	-	ChB	WR DATA	1	-	-	- 1	3f94ad	1 1	ac ad
-	-	ChB	WR DATA	-	-	-	- 1	3f94ae	1 1	e2 fa
-	-	ChB	WR DATA	-	-	-	-	3f94ae	1 1	66 f1
-	-	ChB	WR DATA	•	-	- 1	·	3f94ae	1 1	θ4 e2
-	-	ChB	WR DATA	-	-	- 1	- 1	3f94ae	1 1	73 82
·	-	ChB	WR DATA	-	-	- 1	- 1	3f94af	1 1	73 03
-	-	ChB	WR DATA	-	-	- 1	- 1	3f94af	1 1	ac 39
·	-	ChB	WR DATA	•	-	- 1	- 1	3f94af	1 1	d8 b4
-	-	ChB	WR DATA	-	-	-	-	3f94af	1 1	50 ec
2120479936	42/44	ChA	WK	6a1e530	3	2879	130	1a8/94c	•	
· i	- j	ChA	WR DATA	- 1		-	· [1a8794c	1 1	27 55
-	- i	ChA	WR DATA		-	- 1	- 1	1a8794c	1 1	b5 13
· i	- 1	ChA	WR DATA			- 1		1a8794c	1 1	a1 f9
l - i	- i	ChA	WR DATA			- i		1a8794c	1 1	d5 50
J - j	- i	ChA	WR DATA	- 1	-	-	-	1a8794d	1 1	lf 6e
) · i	- i	ChA	WR DATA			- 1		1a8794d	1 1	8c 8f
	- i	ChA	WR DATA					1a8794d	1 1	04 3a
- 1	- i	ChA	WR DATA		-	- j		1a8794d	1 1	22 82
- 1	- i	ChA	WR DATA					1a8794e	1 1	58 23
1 - i	- i	ChA	WR DATA	·		- i		1a8794e	1 1	2d 2c
) - i	- i	ChA	WR DATA		-	- i		1a8794e	1 1	96 80
	- i	ChA	WR DATA					1a8794e	1 1	5c cb
- 1	- i	ChA	WR DATA	· ·	-			1a8794f	1 1	14 93
í - i	- i	ChA	WR DATA			- i		1a8794f	1 1	6e 0a
í - i	- i	ChA	WR DATA			- 1		1a8794f	1 1	12 b4
	- i	ChA	WR DATA					1a8794f	1 1	19 89
2120483680	42752	ChB	WR	6a1e530	3	2879	130	1a8794c		-
	-	ChB	WR DATA					1a8794c	1 1	27 55
_										

FIGURE 7. Without Dynamic Control

6.3.4.2 With Dynamic Control

In this mode, data command and data payload are not displayed in a single block. Instead, these are displayed each time the command is available on the bus and when payload is written or read to/from the ZRM memory array.

To link data command and data payload, the ZRM ADDRESS information is displayed

along with each data command and data payload.

- For data command, ZRM ADDRESS reports the address where the related payload is read/written in the ZRM memory array.
- For data payload, ZRM ADDRESS reports the address where the payload is effectively read/written in the ZRM memory array.

To ease reading the log file, data payloads are displayed 4 data by 4 data with a line break in between as shown below:

12120474320	42732	l ChA	IWR	fe52b41	01	28791	2b41	3f94ac		1 •
			WR DATA					3f94ac	1 1	d8 f9
			WR DATA						îî	44 6c
			IWR DATA					3f94ac	1 1	53 e9
			IWR DATA	1 1				3f94ac	îî	ef 29
			I -					319400		1 61 29
2120478064				fe52b4	θ.		2b4	3f94ac		
2120476004	42740		WR DATA	163204	-	20/9	204	3f94ac	11	56 62
! ! .		ChA	IWR DATA		٠.	٠,	- 1	3f94ad	11	19 ab
			WR DATA		٠.	٠,	- !	3f94ad	11	19 db 5b 22
					٠.	٠.	- !		1 1	
! .			WR DATA		- !	٠.	- !	3f94ad	1 1	ac ad
! .					- !	- !	- !	2604		1 .
! .			IWR DATA		- !	٠.	- !	3f94ae	1 1	e2 fa
! ! -			WR DATA		٠.	- !	- !	3f94ae	1 1	66 f1
! .			WR DATA		- !	- !	- !	3f94ae	1 1	04 e2
! —			WR DATA		!	!		3f94ae	1 1	73 82
· · · · ·				<u> </u>	!					1.
2120479936	42744			6a1e530	31	2879	130	1a8794c		1.
. ·			WR DATA		٠ ا	- !	- !	3f94af	1 1	73 θ3
•			WR DATA	1 .1	-	- 1	-	3f94af	1 1	ac 39
•			WR DATA	1 .1	- 1	٠ ١	- 1	3f94af	1 1	d8 b4
		ChA	WR DATA	.	- 1	- 1	- 1	3f94af	1 1	j 50 ec
ı			ļ ·		- 1					1 -
			WR DATA	1 -1	- 1	- 1	- 1	3f94ac	1 1	d8 f9
į ·	į .		WR DATA	i • i	- j	- i	- i	3f94ac	1 1	44 6c
į ·	j .	j ChB	WR DATA	i ·i	- i	- i	- i	3f94ac	1 1	j 53 e9
i .	i .	i ChB	WR DATA	i -i	- i	- i	- i	3f94ac	1 1	ef 29
i -	i -	i		i -i	- i	- i	- i			i -
i .	i .	i ChB	WR DATA	i .i	- i	- i	- i	3f94ad	1 1	i 56 62
i .			WR DATA	i .i	. i	. i	- 1	3f94ad	1 1	19 ab
i .	i .		WR DATA	i .i	- i	- i	- i	3f94ad	1 1	5b 22
i .			WR DATA	i .i	- 1		1	3f94ad	1 1	ac ad
i .				i .i				0.0.00		
i .			WR DATA				- 1	3f94ae	1 1	e2 fa
			WR DATA					3f94ae	îî	66 f1
			WR DATA	1 1		- : :		3f94ae	îî	04 e2
1 1			WR DATA	1 1		- : :			ii	73 82
 -	<u> </u>		IIIK DATA		-:-		-	3194de	- 1	75 02
	· :		WR DATA					1a8794c	11	27 55
			IWR DATA			- : !		1a8794c	11	b5 13
			IWR DATA			: :		1a8794c	1 1	a1 f9
			IWR DATA			. !	- : :	1a8794c	1 1	d5 50
		CnA	WK DATA					1407940	1 1	03 30
2120483680				6a1e5301	31	28791	1301	1a8794c		
2120463680	47/5/		IWR DATA	ba1e5301		7679	1.50		11	1 73 03
						. i		3f94af	1 1	
i .			IWR DATA		•	. !	. !	3f94af	1 1	ac 39
			WR DATA			٠.		3f94af	1 1	d8 b4
!			WR DATA			· !	- !	3f94af	1 1	50 ec
! —		-			_	!				
! .			WR DATA		•	٠ ا	•	1a8794d	1 1	1f 6e
		ChA	WR DATA		٠ ا	.	- 1	1a8794d	1 1	8c 8f
:										

FIGURE 8. Log File: With Dynamic Control

6.3.5 Unsupported commands

Unsupported commands not displayed in the log file.

The following MPC command are reported as unsupported in the analyzer log file:

- START DQS
- STOP DQS
- ZQCAL START
- ZQCAL LATCH

6.3.6 Data filtering

You can filter some reported information out from the log file, using the following three filters, each available for Channel A (_CHA) and one set for Channel B (_CHB):

- Filtering memory register access
- Filtering non-data related command
- Filtering data based on an address field

These filtering options rely on specific environment variables.

6.3.6.1 Register access

Use this filter to mask all the Memory Register Read or Write access. To enable this filter, set the <code>SNPS_VS_ZIP_LPDDR4_FILTER_MR_CH<A/B></code> environment variable to 1.

6.3.6.2 Non-Data Commands

Use this filter to masking all non-data related commands, such as, Precharge and Activate.

To enable this filter, set the SNPS_VS_ZIP_LPDDR4_FILTER_NONDATA_CH<A/B> environment variable to 1.

6.3.6.3 Data filtering

This filter is based on an address range. It masks every Read / Write command that is

addressing data outside the address range. However, you can define the address range using the following environment variables with and hexadecimal value (Prefix 0x):

- SNPS_VS_ZIP_LPDDR4_FILTER_ADD_LOW_<A/B> = 0x<addr_low>
- SNPS_VS_ZIP_LPDDR4_FILTER_ADD_HIGH_<A/B> = 0x<addr_high>

Once address range is set, you can activate the data filter by setting the SNPS VS ZIP LPDDR4 FILTER DATA CH<A/B> environment variable to 1.

Note

If address low is superior to address high all data related commands are masked.

Use the following syntax to set these environment variables in a zRci .tcl project:

set ::env(SNPS VS ZIP LPDDR4 FILTER ADD LOW) "0x09FF0000"

6.4 Setup

6.4.1 Before design compilation

Before compiling your design, ensure the following:

- Enable the Analyzer feature by setting USER_analyzer_en parameter to 1 in the wrapper file.
- Analyzer is using System Verilog DPI feature to generate analyzer log file, ensure to activate Zebu DPI support.
- Ensure to update your LD_LIBRARY_PATH to add the directory where the ZLPDDR4 analyzer library (libzlpddr4 analyzer 64.so) is located.

6.4.2 After design compilation

After design compilation, check the availability of the analyzer feature by searching the following text in the grp0_ccall.cc (or *_ccall.cc) file. This file is available in the zebu.work directory.

The following is an example for 8Gb_2CHANNEL_x16 model:

6.4.3 Runtime

To emulate the LPDDR4 memory model on ZeBu with the analyzer feature, enable the DPI at the runtime.

Otherwise, DPI feature is disabled and therefore, disables the generation of the

Analyzer messages.

6.4.4 Using zRun

Specify the following command in your zRun Tcl script:

```
ccall -load $env(ZEBU_IP_ROOT)/HW_IP/lib/libzlpddr4_analyzer_64.so
ccall -enable
```

6.4.5 Using zRci

Load the Analyzer shared library in order to emulate the ZDDR4 memory model on ZeBu, using the Analyzer feature.

Specify the following using zRci in the zRci TCL script:

```
ccall -load $::env(ZEBU_IP_ROOT)/HW_IP/lib/libzlpddr4_analyzer_64.so
ccall -enable
```

Set the value of the LD_LIBRARY_PATH environment variable to the path the library.

6.4.6 Using a C++ Testbench

Specify the following in between board open and board init, in your C++ testbench:

```
// Board init
Board * <board> = Board::open("zcui.work/zebu.work");
//Enabling the DPI call
CCall::LoadDynamicLibrary(<board>,"libzddr4_DIMM_analyzer_64.so");
CCall::SelectSamplingClocks (<board>,"posedge <CLK>");
CCall:Start (<board>,NULL,NULL,-1);
<board> -> init();
```

Where <CLK> is the signal pathname connected to the CK_t port of the ${\tt zddr4}$ instance.

You can disable the Analyzer report by disabling DPI.

7 Debug Information

For debugging purposes, a list of signals is available at runtime to determine the internal behavior of ZLPDDR4 memory models.

A set of alias files for Verdi are also provided in the memory model package. These aim at facilitating decoding these signals (see Section 6.2). The alias feature is an independent Verdi feature that displays data in a more meaningful representation. In this case, alias files provide both the memory commands and the diagnostic port (see Section 6.1)

7.1 Diagnostic Port

A diagnostic port is provided on the interface of the transactor. The diagnostic port can be accessed at runtime by existing debug mechanisms such as dynamic-probes. The name of this 98-bit diagnostic port is probe[97:0]; the designation of the 98 bits is described in the Table below. This diagnostic port encodes, into a single bit-vector, all the information needed to analyze the behavior of your memory models on two channels.

TABLE 6 Diagnostic Port Signals

Signal		Description
Channel A	Channel B	
ZLPDDR4 Proto	col checker	
probe[53:46]		IP version
probe[45]	probe[99]	Reserved
probe[44]	probe[98]	Illegal command according to JEDEC and ignored by model
probe[43]	probe[97]	Illegal command according to JEDEC but accepted by model
probe[42]	probe[96]	Row addressing error detected
probe[41]	probe[95]	Column addressing error detected
probe[40]	probe[94]	Command/feature currently unsupported
ZLPDDR4 Debug	Information	
probe[39:34]	probe[93:88]	Real read latency (RLmrs + tDQSCK)
probe[33:28]	probe[87:82]	Real write latency (WLmrs + tDQS2DQ)
probe[27]	probe[81]	Set to 1 when burst length 16 used for current operation
probe[26:23]	probe[80:77]	Read/Write latency set (MR2[6:0])
probe[22]	probe[76]	DBI read enable (MR3[6])
probe[21:19]	probe[75:73]	Read/Write latency set (MR2[6:0])
probe[18:17]	probe[72:71]	Burst length (MR1[1:0])

TABLE 6 Diagnostic Port Signals

Signal		Description
Channel A	Channel B	
probe[16]	probe[70]	Frequency Set Point Operation mode (MR13[7])
probe[15]	probe[69]	Frequency Set Point Write enable (MR13[6])
probe[14]	probe[68]	Data mask disable (MR13[5])
probe[13]	probe[67]	DBI write enable (MR3[7])
probe[12]	probe[66]	Read pre-amble type (MR1[3])
probe[11]	probe[65]	Read post-amble length (MR1[7])
probe[10]	probe[64]	Command Read valid
probe[9]	probe[63]	Command Write valid
probe[8]	probe[62]	Command Active valid
probe[7]	probe[61]	Command MRR valid
probe[6]	probe[60]	Command MRW valid
probe[5]	probe[59]	Command Precharge valid
probe[4]	probe[58]	Command MPC valid
probe[3:0]	probe[57:54]	Current state of ZLPDDR4

In conjunction with this diagnostic port, the whole interface of the zrm memories is available at runtime, and can be used to determine the actual operations performed on the memory. The full pathname of the memory should be similar to:

The diagnostic port bit-vector and the zrm memory waveforms provide enough information to analyze ZLPDDR4 behavior and integration issues.


7.2 Alias Files for Verdi™

The ZLPDDR4 package provides two alias files in the script/nWave directory in Verdi to facilitate data viewing in Verdi:


- cmd.alias automatically interpret the memory interface signals
- probe.alias automatically interprets the diagnostic port vector values

7.2.1 Using Memory Interface Alias File


- In nWave, select Signal > Bus Operations > Create Bus and create a new 5bit width bus:
 - ☐ from CKE_<A/B>, CS_<A/B> and CA_<A/B>[5:0] in MSB to LSB name it CMD for example



- 2. Select the created bus vector (named CMD in the previous step).
- 3. Assign the cmd.alias file to it by selecting **Waveforms > Signal Value Radix** > **Add Alias from File**:



You should get a display result similar to the one below:




7.2.2 Using Diagnostic Port Alias File

- 1. In nWave, select Signal > Bus Operations > Create Bus and create a new 45-bit width bus from probe[97:0]:
 - 44:0 for channel A
 - □ 97:53 for channel B

- 2. Select the created bus vector.
- 3. Assign the probe alias file to it by selecting Waveforms > Signal Value Radix > Add Alias from File.

You should get a display result similar to the one below:



8 Examples

The ZLPDDR4 package provides waveform example and a tutorial.

8.1 Waveform Example

The memory model package provides an example of waveform file in .fsdb format. It can be open with nwave.

This waveform file comes from the simulation executed as an example in the tutorial of this chapter (see Section 7.2 hereafter).

The waveform file provided in the example/waveform directory.

8.2 Tutorial

This tutorial shows how to use the ZLPDDR4 Memory Models in the two following situations:

- HDL Simulation
- Emulation on Zebu with
- zRun and user-defined Tcl script

8.2.1 Tutorial's Files

The provided files for this tutorial are available in the <code>example</code> directory as shown below:

```
$ZEBU IP ROOT
`-- HW IP
    `-- ZLPDDR4.<version>
       `-- example
           |-- simu
              |-- src
               | |-- bench
                       `-- demo tb.v
              | |-- compil
                  | `-- pattern.tcl
              | |-- dut
                  | `-- demo.v
              | |-- run
                  | `-- pattern.txt
                  `-- mk
                       `-- Makefile-vcs-gate.mk
               `-- Makefile
```

Synopsys, Inc.

```
`-- zebu
|-- src
| |-- compil
| | |-- clock_zRun.dve
| | `-- demo.zpf
| |-- dut
| | `-- demo.edf.gz
| |-- run
| | |-- designFeatures
| |-- pattern.mem
| | `-- zRun.tcl
| `-- mk
| `-- Makefile-zRun.mk
`-- Makefile
```

8.2.1.1 Files Used for HDL Simulation

The following files of the example/simu directory shown above are used in case of HDL Simulation:

- testbench files: simu/src/dut/demo.v and simu/src/bench/demo_tb.v
- compilation files: simu/src/compil/pattern.tcl
- run files: simu/src/run/pattern.txt (memory settings)
- automatic flow:
- Makefile and simu/src/mk/Makefile-vcs-gate.mk

8.2.1.2 Files Used for Emulation on ZeBu with zRun and User-Defined Tcl Script

The following files of the example/zebu directory shown above are used in case of emulation on ZeBu with zrun and user-defined Tcl script:

SYNOPSYS CONFIDENTIAL INFORMATION

Tutorial

testbench files: zebu/src/dut/demo.edf.gz
 compilation files:

 zebu/src/compil/clock_zRun.dve
 zebu/src/compil/demo.zpf
 simu/src/compil/pattern.tcl

 run files:

 zebu/src/run/designFeatures
 simu/src/run/pattern.txt (memory settings)
 zebu/src/run/pattern.mem (memory settings)
 zebu/src/run/zRun.tcl

■ automatic flow: Makefile and zebu/src/mk/Makefile-zRun.mk

8.2.2 Description

8.2.2.1 Overview




FIGURE 9. Tutorial DUT Overview

In the figure above, the DUT instances:

- a ZLPDDR4 Memory Models (ins_zlpddr4)
- a ZeBu Memory (pattern) which contains commands and data for the ZLPDDR4 Memory.

To validate the correctness of the ZLPDDR4 instance, read data are compared to

expected data stored in the pattern memory.

The DUT have two outputs:

- test_end is set when the end of the tutorial is reached
- test_ok is set when no error is detected.

8.2.2.2 Content

The pattern performs the following operations:

- 1. It configures the ZLPDDR4 model with minimal latency and no Data Bus Inversion (Mode Register 1, 2 and 3)
- 2. It executes the Active/Write/Read/Mask Write/Read/Precharge sequence with a Burst length of 16 words
- 3. It executes this sequence with a Burst length of 32 words
- 4. It configures the ZLPDDR4 with maximal latency and Data Bus Inversion (Mode Register 1, 2 and 3)
- 5. It executes the sequence again with a Burst length of 16 words
- 6. It executes the sequence once more with a Burst length at 32 words

In addition, the zebuMR register is also set:

- in the simu/src/bench/demo_tb.v file for HDL simulation
- in the simu/src/run/zRun.tcl file for emulation with **zRun** and user-defined Tcl script

8.2.3 Running the Tutorial Examples

8.2.3.1 Setting the Environment

Make sure the following environment variables are set correctly before running the tutorial examples:

- ZEBU_ROOT must be set to a valid ZeBu installation.
- ZEBU_IP_ROOT must be set to the package installation directory.
- FILE_CONF must be set to your system architecture file (for example, on a ZeBu Server system: ../config/zse_configuration)

- REMOTECMD can be specified if you want to use remote synthesis and remote ZeBu jobs.
- ZEBU_XIL or ZEBU_XIL_VIVADO must be set to a valid ISE installation (the script default value for the ISE installation directory is \$ZEBU_ROOT/zebu_env.bash)

8.2.3.2 Running HDL Simulation

The HDL simulation is performed by Synopsys VCS simulator and for the gate level model.

To compile and run the example:

- 1. Go to the example/simu directory.
- 2. Launch the compilation flow with the Makefile:

make compil

3. Launch the emulation flow with the Makefile:

make run

4. Optionally, clean the compilation and run directory (the working directory automatically created at compilation and run is removed):

make clean

8.2.3.3 Running Emulation with zRun and User-Defined Tcl Script

To compile and run the example:

- 1. Select the synthesis tool of your choice by either:
 - ☐ changing the selected synthesis tool in **zCui** graphical interface
 - changing the
 - ☐ SYNTH TOOLS environment variable
- 2. Go to the example/zebu directory
- 3. Launch the compilation flow with the Makefile:

Tutorial

make compil	without zcui Graphical User Interface
make compil_gui	with zcui Graphical User Interface

4. Launch the emulation flow with the Makefile:

make run	without zRun Graphical User Interface
make run_gui	with zRun Graphical User Interface

5. Optionally, clean the compilation and run directory (the working directory automatically created at compilation and run is removed):

make clean

Tutorial