Verification ContinuumTM

ZeBu[®] MIPI CSI Transactor User Guide

Version Q-2021.06-SP2, October 2022



Copyright Notice and Proprietary Information

?2022_Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/company/legal/trademarks-brands.html.

All other product or company names may be trademarks of their respective owners.

Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. www.synopsys.com

Contents

About This Manual	17
. Overview	
. Related Documentation	17
Synopsys Statement on Inclusivity and Diversity	
1. Introduction	19
1.1. Overview	
1.2. MIPI CSI-2 Compliance	
1.3. Features	
1.3.1. CSI-2 Pixel Features	_
1.3.2. D-PHY Interface Features	
1.3.3. C-PHY Interface Features	
1.3.4. CCI-I2C Features of the MIPI CSI-2 Standard	
1.4. FLEXIm License	25
1.5. Limitations	25
2. Getting Started	27
2.1. Installing the ZeBu MIPI CSI Transactor Packag	je 27
2.2. Linking the libjpeg.so Library for Testbench Con	npilation 28
2.3. Recommendations for 64-bit Environments	-
2.4. Package Description	
3. Hardware Interface	31
3.1. Transactor Connection	32
3.2. PPI Interface of the ZeBu MIPI CSI Transactor.	34
3.2.1. C-PHY/D-PHY Lane Model Files	
3.2.2. DUT Connection with the ZeBu MIPI CSI Transaction	
3.2.3. D-PHY/C-PHY PPI Interface for Connection with	
3.2.3.1. PPI Tx Interface Description	
3.2.3.2. Connecting D-PHY PPI/C-PHY Interfaces of ZeBu MIPI CSI Transactor42	the Lane Model and the
3.2.4. D-PHY PPI Interface for Connection with the DU	T45

	3.2.4.1. PPI RX Interface Description	
	3.2.4.2. Connecting PPI Interfaces of the Lane Model and the DUT	
	3.2.5. Connecting Clocks	
	3.2.5.1. Clock Connection Overview	
	3.2.5.2. Reset Connection Overview	
	3.2.5.3. Signal List	
	3.2.6. Waveforms	
	3.2.6.1. PPI Init and Reset	
	3.2.6.2. PPI Clock	
	3.2.6.3. High-Speed Transmission on 1 Lane	
	3.2.6.4. High-Speed Transmission on 2 Lanes	
	3.2.6.5. Low Power Transmission	
	· · · · · · · · · · · · · · · · · · ·	•
	3.3. CCI/I2C Slave Interface	
	3.3.1. Connecting the SDA Signals to the Design	
	3.3.2. Connecting Clocks	
	5.5.5. Connecting the CCI/12C bus to the 12C Master Device	02
4. (Use Model	65
	4.1. CSI Packet Generator	66
	4.2. CSI – CCI Management	67
	4.2.1. CCI Register Definition	
	4.2.2. I2C Transmission to CCI Registers	67
	4.3. BuildImage Method	69
	4.4. CallBack Method	
	4.5. Interleaved Mode	
F (Software Interface	75
J . 3		
	5.1. CSI Class and Associated Methods	
	5.2. API Types and Structures	
	5.2.1. Structures	
	5.2.2. Enums	
	5.3. Transactor Initialization	
	5.3.1. init() Method	
	5.3.2. config () Method	
	5.3.3. do_resetXtor () method	
	5.3.4. Typical Initialization Sequence	
	5.4. D-PHY/C-PHY Lane Model Control	22

5.4.1. setTransmissionMode() Method	88
5.4.2. getTransmissionMode() Method	89
5.4.3. sendUPLSequence() Method	
5.4.4. setEnableLane() Method	89
5.4.5. getEnableLane() Method	89
5.4.6. setNbLane() Method	90
5.4.7. getNbLane() Method	90
5.4.8. getLaneModelVersion() Method	90
5.4.9. setLaneModelPath() Method	
5.4.10. displayInfo() Method	91
5.4.11. setNbCycleClkRqstToReady () Method	91
5.4.12. setNbCycleClkRqst() Method	92
5.4.13. writeLaneModelRegister() Method	
5.4.14. readLaneModelRegister() Method	93
5.4.15. configLaneModelSynchro() Method	
5.4.16. enableCPHYSupport() Method	94
5.4.17. setCSIDataWidth Method	
5.4.18. Example	
. CSI Video Packet Management	
5.5.1. CSI Video Timing and Clock Management	
5.5.1.1. setCSIClkDivider() Method	
5.5.1.2. defineRefClkFreq() Method	
5.5.1.3. getPPIClkByte_Freq () Method	
5.5.1.4. setCSIClkLowPowerDivider() Method	
5.5.1.5. getCSIClkLowPowerDivider() Method	
5.5.1.6. getLowPowerTxClkEsc_Freq() Method	
5.5.1.7. setFrameRate() Method	
5.5.1.8. getEstimatedFrameRate() Method	
5.5.1.9. defineFrontPorchSync() Method	
5.5.1.10. defineBackPorchSync() Method	.00
5.5.1.11. checkCSITxCharacteristics() Method	TOT
5.5.1.12. getRealFrameRate() Method	
5.5.1.13. getPPIByteClk_MinFreq() Method	.01
5.5.1.15. getVideoTiming() Method	
5.5.1.16. getCSIBlankingPeriod() Method	
5.5.1.17. getCSIBlankingTiming() Method	
5.5.1.18. defineFPSPaddingType() Method	ロン
5.5.1.19. Typical Initialization	
5.5.2. CSI Video Packet Configuration	
5.5.2. CSI Video Packet Colliguration	

	5.5.2.2. getSensorMode() Method	105
	5.5.2.3. setInputFile() Method	105
	5.5.2.4. swapByteInputFile() Method	106
	5.5.2.5. enable24MSensor() Method	106
	5.5.2.6. enable50MSensor() Method	106
	5.5.2.7. enable108MSensor() Method	106
	5.5.2.8. enable200MSensor() Method	107
	5.5.2.9. setColorbar() Method – Internal Video	
	5.5.2.10. getColorbarParam() Method - Internal Video	107
	5.5.2.11. useLineSyncPacket() Method	
	5.5.2.12. setVideoJitter() Method	
	5.5.2.13. setPixelPacking() Method	108
	5.5.2.14. getPixelPacking() Method	
	5.5.2.15. getVideoMode() Method	
	5.5.2.16. setDefaultVC() Method	
	5.5.2.17. setErrorInjector() Method	
	5.5.2.18. Typical Initialization Sequences	
5.	5.3. Video/Image File Transformation	
	5.5.3.1. setImageZoom() Method	
	5.5.3.2. setImageRegion() Method	
	5.5.3.3. getImageRegion() Method	
	5.5.3.4. defineJpegUserDataType() Method	115
	5.5.3.5. setTransform() Method	
	5.5.3.6. setImageRotate() Method	122
	5.5.3.7. setImageFlip() Method	122
	5.5.3.8. Video File Transformation Sequence Example	
5.	5.4. Video Stream Control	
	5.5.4.1. buildImage() Method	
	5.5.4.2. sendImage() Method	123
	5.5.4.3. sendImage_VCIntlv () Method	
	5.5.4.4. sendImage_DataIntlv () Method	125
5.	5.5. enable_Interleave_Overlap () Method	
	5.5.5.1. sendLine() Method	127
	5.5.5.2. sendEmbedLine () Method	
	5.5.5.3. useEmbedLines () method	
	5.5.5.4. getCSIStatus() Method	130
	5.5.5.5 registerCSIStatusCB () Method	131
	5.5.5.6. displayCSIStatus() Method	131
	5.5.5.7. getFrameNumber() Method	132
	5.5.5.8. getLineInFrame() Method	
	5.5.5.9. flushCSIPacket() Method	132

	5.5.6. Generic CSI Packet Control	. 132
	5.5.6.1. CSI Packet Name Enums Definition	. 132
	5.5.6.2. sendShortPacket() Method	. 134
	5.5.6.3. sendLongPacket() Method	
	5.5.6.4. sendRawDataPacket() Method	
	5.5.6.5. getPacketStatistics() Method	
	5.5.6.6. Typical Sequence Example	
	5.5.7. CSI Packets Logging	
	5.5.7.1. openMonitor_CSI() Method	. 138
	5.5.7.2. closeMonitor_CSI() Method	. 139
	5.5.7.3. stopMonitor_CSI() Method	. 139
	5.5.7.4. restartMonitor_CSI() Method	. 139
5.6	5. CCI Register Management	.140
	5.6.1. CCI Interface Management	. 140
	5.6.1.1. enableCCIInterface() Method	. 140
	5.6.1.2. is_CCIInterfaceEnable() Method	
	5.6.2. CCI Register Addressing Configuration	
	5.6.2.1. setCCISlaveAddress() Method	
	5.6.2.2. getCCISlaveAddress() Method	
	5.6.2.3. setCCIAddressMode() Method	
	5.6.2.4. getCCIAddressMode() Method	
	5.6.2.5. Typical Sequence Example	
	5.6.3. CCI Register Control	. 142
	5.6.3.1. setCCIRegister() Method	. 143
	5.6.3.2. setAllCCIRegister() Method	. 143
	5.6.3.3. updateCCIRegister() Method	
	5.6.3.4. getCCIRegister() Method	
	5.6.3.5. getAllCCIRegister() Method	
	5.6.3.6. displayCCIRegister() Method	
	5.6.3.7. Typical Sequence Example	
	5.6.4. CCI Access Logging	. 146
	5.6.4.1. openMonitor_CCI Method	
	5.6.4.2. stopMonitor_CCI Method	
	5.6.4.3. closeMonitor_CCI Method	
	5.6.4.4. restartMonitor_CCI Method	. 147
	5.6.5. Write/Modify Auto Signalization Procedure	. 148
	5.6.5.1. enableCCIAddr() Method	. 148
	5.6.5.2. enableCCIAddrRange() Method	
	5.6.5.3. registerCCI_CB_Addr() Method	
	5.6.5.4. registerCCI_CB_AddrRange() Method	
	5.6.5.5 unRegisterCCI_CB_Addr() Method	150

	5.6.5.6. unRegisterCCI_CB_AddrRange() Method	150
	5.6.5.7. getNumberPendingCCI() Method	
	5.6.5.8. getRegisterCCI_Status() Method	151
	5.6.5.9. getNextCCIRegisterModify() Method	151
	5.7. Transactor's Log Settings	154
	5.7.1. setName() Method	154
	5.7.2. getName() Method	
	5.7.3. setDebugLevel() Method	
	5.7.4. setLog() Method	
	5.7.4.1. Log File Assigned through a File Descriptor	
	5.7.4.2. Log File defined by a Filename:	
	5.7.5. Log File Setting Example	
	5.8. Sequencer Control	
	5.8.1. getCurrentCycle() Method	
	5.8.2. runCycle() Method	157
6. V	/ideo	159
	6.1. RGB 8-bit File Format	160
	6.2. RGB 16-bit File Format	
	6.3. RAW 8-bit File Format	
	6.4. RAW 16-bit File Format	
	6.5. YUV422 8-bit File Format	
	6.6. YUV422 16-bit File Format	
	6.6. YUV422 16-Dit File Format	103
		46-
/. F	rame Transaction Processing	
	7.1. Frame Buffer Filling	
	7.2. Frame Buffer Content Sending	167
	7.3. Pixel Packets Sending Status	168
	7.4. Sequence Example	169
8. L	Jsing the Logging Tools	171
. .	8.1. Using the CSI Protocol Analyzer	
	8.1.1. CSI Packet Logging Management	
	8.1.1.1 Starting the Log	
	8.1.1.2. Pausing and Stopping the Log	
	8.2. Using the CCI Access Logging Utility	
	8.2.1. CCI Read/Write Log File Format	
	512111 GGI (GGG) WITE LOG I HE I OTHIGE HITTING	

8.2.2. CCI Read/Write Logging Management	176
8.2.3. Pausing and Stopping Logging	176
9. Watchdogs and Timeout Detection	179
9.1. Enabling/Disabling Watchdogs	179
9.2. Setting a Timeout Value	
9.3. Registering a Callback	
10. Save and Restore Support	181
10.1. Overview	182
10.2. Methods for Transactor's Save and Restore Processe	
10.2.1. save() Method	
10.2.2. configRestore() Method	183
10.3. Testbench Example	184
11. Tutorial	187
11.1. The csi_dsi_cphy Tutorial	188
11.1.1. Tutorial Files for csi_dsi_cphy	
11.1.2. Example for csi_dsi_cphy	189
11.2. The csi_dsi_dphy Tutorial	
11.2.1. Tutorial Files for csi_dsi_dphy	
11.2.2. Example for csi_dsi_dphy	
11.3. Compilation and Emulation	
11.3.1. Setting the Environment	
11.3.2. Compiling and Running the Tutorial Example	194

List of Figures

ZeBu MIPI CSI Transactor Implementation 20
ZeBu MIPI CSI Transactor Overview 2:
ZeBu MIPI CSI Transactor Connection Overview 32
Architecture for a 4-Lane CSI Design
Transactor's and Lane Model' Clocks Connection to ZeBu Primary Clock 53
Lane Model's Reset Connection 54
PPI Reset Waveforms 56
PPI Clock Waveforms 56
Waveforms for Data Transmission on 1 Lane 5
Waveforms for Data Transmission on 2 Lanes 58
LPDT Sequence on Data Lane 59
ULPS Sequence on Clock Lane 59
Figure 13: ULPS sequence on Data Lane 59
CCI/I2C Hardware BFM Connection 66
Connecting the Transactor to a Derived Clock 62
BGR Colorbar Stream 66
First Word of an I2C Transmission 63
CCI Sub-Address on 8 Bits 68
CCI Sub-Address on 16 Bits 68
CSI Clock Divider in Transactor Architecture 96
Synchronization Profile Example
Pixel Packet with nb_LineSplit set to 1109
Pixel Packet with nb_LineSplit Set to 2109
Virtual Channel Identifier11
For VCX Bits110
Zoom OUT Example114
Region Selection11
CSI Short Packet Overview13
CSI Long Packet130

CSI Packet Transfer Representation with sendRawD 137	PataPacket() Method
Sensor Image Structure	159
RGB 8-bit File Format	160
RGB 16-bit File Format	160
RAW 8-bit Image Structure Overview	161
Line Content in RAW 8-bit File Format	161
CSI-2 Specification for RAW8 Image Format (640-pi	ixel line=640-byte
RAW 16-bit File Format	163
YUV 8-bit File Format	163
Example for csi_dsi_cphy Overview	189
Example for csi_dsi_dphy Overview	192

List of Tables

Signal List of the D-PHY/C-PHY PPI Interface of the ZeBu Xtor mip Transactor	
D-PHY PPI Lane Models	38
Signal List for the D-PHY/C-PHY PPI Tx Interface	39
Signal List for the PPI Rx Interface	46
Clock and Reset Signal List of the PPI Lane Model Interface	54
CCI Signal List of the ZeBu MIPI CSI Transactor	61
CSI Class Method	76
CSI Class Structures	85
CSI Class Enums	85
Pixel Transformations	116
Example of CSI Data Output	120
CSI Packets enums	133
Methods for Watchdogs and Timeout Detection	179
Save and Restore Methods	183

About This Manual

Overview

This manual describes the usage and application of the ZeBu MIPI Camera Serial Interface (CSI) Transactor with your design being emulated in a ZeBu system.

Related Documentation

Document Name	Description
ZeBu User Guide	Provides detailed information on using ZeBu.
ZeBu Vertical Solutions User Guide	Provides basic information on ZeBu transactors and memory models and the associated features.
ZeBu Transactor Library Release Notes	Provides information on new features, enhancements, and limitations for a specific release.

Synopsys, Inc. Feedback

Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

1 Introduction

The ZeBu MIPI Camera Serial Interface (CSI) transactor implements a virtual camera or sensor with a MIPI CSI-2-compliant serial interface, including the additional CCI control interface for auxiliary information.

The ZeBu MIPI CSI Transactor allows driving a DUT that implements a camera port with a MIPI CSI-2-compliant interface with real video stream stimuli. The transactor generates the output in various formats. This implementation is flexible and fully configurable, without real-time constraints.

This section explains the following topics:

- Overview
- MIPI CSI-2 Compliance
- Features
- Limitations

1.1 Overview

The following figure illustrates the ZeBu MIPI CSI transactor:




FIGURE 1. ZeBu MIPI CSI Transactor Implementation

The ZeBu MIPI CSI transactor can model any image sensor with a large range of characteristics and settings.

The API for the ZeBu MIPI CSI transactor allows you to:

- Create any type of scenario to test and validate a camera SoC with realistic stimuli.
- Inject captured video of any resolution or frame rate easily and to model the camera behavior through the SMIA registers.
- Model the targeted camera software driver.
- The ZeBu MIPI CSI transactor includes cycle-accurate execution with high-level logging capabilities. This is achieved through its generated/capture features and the Camera Serial Interface (CSI)/Camera Controller Interface (CCI) protocol analyzer.

The following figure provides a graphical overview of the ZeBu MIPI CSI transactor:

Overview




FIGURE 2. ZeBu MIPI CSI Transactor Overview

1.2 MIPI CSI-2 Compliance

The MIPI CSI-2 standard proposes the following two interfaces to communicate with a camera or a sensor, both supported by the ZeBu MIPI CSI Transactor:

- The interface for the MIPI CSI-2 C-PHY/D-PHY transmitter lanes allows you to generate a sequence of pixel frames (made of data packets). This is done using the MIPI high-speed packet transfer over serial lanes with D-PHY/C-PHY transceivers.
- The MIPI CCI is a two-wire, bi-directional, half-duplex, serial interface for configuring and controlling the sensor. The CCI is compatible with the fast mode variant of the Inter-Integrated Circuit (I2C/I3C) interface.

1.3 Features

The ZeBu MIPI CSI Transactor supports the following features:

- CSI-2 Pixel Features
- D-PHY Interface Features
- C-PHY Interface Features
- CCI-I2C Features of the MIPI CSI-2 Standard

1.3.1 CSI-2 Pixel Features

The ZeBu MIPI CSI Transactor is compliant with the MIPI CSI-2 specifications version 1.3 and supports the following features:

- All the CSI-2 primary data formats
- Video input files to playback a sequence of images in RGB, YUV and RAW formats
- Transfer of pixel packets:
 - ☐ in RGB format (RGB_444, RGB_555, RGB_565, RGB_666, RGB_888)
 - in RAW format (RAW6, RAW7, RAW8, RAW10, RAW12, RAW14, RAW16, RAW20)
 - ☐ in YUV format (YUV420_8, YUV420_10, YUV422_8, YUV422_10, YUV422_16)
- Generation and transfer of CSI generic packets and video packets through the D-PHY/C-PHY lanes
- Embedded RGB video pattern generator
- Programmable video timing during transmission
- Configurable resolution up to 50 mega pixels, 108 Mega Pixels, or 200 Mega Pixels
- VC extension upto 16 virtual channel for DPHY and upto 32 virtual channel for CPHY

1.3.2 D-PHY Interface Features

The ZeBu MIPI CSI Transactor is compliant with the MIPI D-PHY specification 1.2, 2.0 and supports the following D-PHY interface features:

■ 1 to 4-lane PPI interfaces

- 8-bit, 16-bit, and 32-bit data width
- Uni-directional mode
- High-speed transmission
- Low-power transmission
- Ultra low-power sequence

1.3.3 C-PHY Interface Features

The ZeBu MIPI CSI Transactor is compliant with the MIPI C-PHY specification 1.0 and supports the following C-PHY interface features:

- 1 to-4- Lane PPI interfaces
- 16-bit and 32-bit width
- Uni-directional mode
- High-speed transmission
- Low-power transmission
- Ultra low-power transmission

1.3.4 CCI-I2C Features of the MIPI CSI-2 Standard

The ZeBu MIPI CSI Transactor is compliant with the I2C/I3C bus specification and supports the following CCI features of the CSI-2 standard:

- 7-bit addressing
- Single Read from random and current location operation
- Sequential Read starting from a random and current location operation
- Single Write to a random location operation
- Sequential Write operation
- Write/Modify auto signalization procedure to model the camera behavior, compliant with the transactor.
- I3C SDR Read/Write
- I3C HDR-DDR Read/Write

 CCC Commands Supported: RSTDAA, ENTDAA, SETAASA, SETDASA, SET/GET MRL, SET/GET MWL

1.4 FLEXIm License

You need the hw_xtormm_csi license feature for the ZeBu MIPI CSI transactor.

1.5 Limitations

This section explains the limitations of the CSI transactor and CSI PPI Lane Models.

CSI Transactor

The transactor does not support:

- Only four channel can be interleaved
- Data Width 32 bits not supported

CSI PPI Lane Models

The current D-PHY/C-PHY PPI lane models neither supports Contention Detector (CD) features nor reverse data transfer.

CSI SERIAL DPHY

The CSI SERIAL DPHY is not supported with ZS3 machine. It is supported only with ZS4.

Limitations

2 Getting Started

This section explains the following topics:

- Installing the ZeBu MIPI CSI Transactor Package
- Linking the libjpeg.so Library for Testbench Compilation
- Recommendations for 64-bit Environments
- Package Description

2.1 Installing the ZeBu MIPI CSI Transactor Package

To install the ZeBu MIPI CSI transactor, perform the following steps:

- 1. Ensure that you have WRITE permissions on the IP directory and on the current directory.
- 2. Download the transactor compressed shell archive (.sh).
- 3. Install the ZeBu MIPI CSI transactor as follows:

```
$ sh xtor_mipi_csi_svs.<version>.sh install [ZEBU_IP_ROOT] where [ZEBU IP ROOT] is the path to your ZeBu IP root directory:
```

- If no path is specified, the ZEBU_IP_ROOT environment variable is used automatically.
- If the path is specified and a ZEBU_IP_ROOT environment variable is also set, the transactor is installed at the defined path and the environment variable is ignored.

When the installation process is successfully completed, the following message is displayed:

```
xtor_mipi_csi_svs v.<version> has been successfully installed.
```

If an error occurs during the installation, an error message is displayed to point out the error. The following is a sample error message: ERROR: /auto/path/directory is not a valid directory.

2.2 Linking the libjpeg.so Library for Testbench Compilation

The use of the <code>libjpeg.so</code> library with the ZeBu MIPI CSI transactor is MANDATORY to perform testbench compilations, whether you use JPEG or not.

Note

Ensure that your Linux distribution contains the libjpeg.so library.

At compilation, you must add the following command to link your testbench to the libjpeg.so library:

-L\$ZEBU IP ROOT/lib -lCSI -ljpeg

2.3 Recommendations for 64-bit Environments

When targeting integration of the ZeBu MIPI CSI transactor in a 64-bit environment, consider the following recommendations:

■ The transactor library is installed in the \$ZEBU_IP_ROOT/lib64 directory. Add this path to the LD LIBRARY PATH environment variable path list as shown below:

\$ export LD_LIBRARY_PATH=\$ZEBU_IP_ROOT/lib64:\$LD_LIBRARY_PATH

- A patch for the ZeBu software, available upon request from your usual representative, is necessary to support 64-bit runtime environment. All the ZeBu compilation and runtime tools are 64-bit binaries.
- Use version 5.2 of the gcc compiler. Compile and link the testbench and the runtime environment with gcc using the -m64 option.
- Launch 1dd and check that the library is linked with 1ibstdc++.so.6. If not, contact the supplier to get a compliant version of the library.

No error or warning messages are displayed during compilation or linking of the testbench, if the options and/or libraries used for compilation/link of the testbench are incorrect. However, runtime emulation will work incorrectly without any easy-to-find

cause.

2.4 Package Description

Once the ZeBu MIPI CSI Transactor is successfully installed, the following elements comprise the transactor package:

- .so Linux library of the transactor (libmipi_csi_svs directory)
- FLEXIm license
- Header files for the C++ API transactor methods (include directory)
- Encrypted CSI D-PHY/C-PHY PPI/Serial lane models and blackbox (misc directory)

Package Description

3 Hardware Interface

The ZeBu MIPI CSI transactor connects to your design through a lane model using the following two types of interfaces:

- A D-PHY/C-PHY lane with a PPI interface
- A CCI/I2C/I3C slave interface

This section explains the following topics:

- Transactor Connection
- PPI Interface of the ZeBu MIPI CSI Transactor
- CCI/I2C Slave Interface

3.1 Transactor Connection

The following figure illustrates the connections from the ZeBu MIPI CSI transactor to your design:




FIGURE 3. ZeBu MIPI CSI Transactor Connection Overview

The ZeBu MIPI CSI transactor has a:

- Standard 4-lane D-PHY PPI interface to connect to the design using its CSI D-PHY interface. This D-PHY PPI interface is compliant with the **D-PHY Annex A** MIPI specification document version 1.2, 2.0.
- Standard 4-lane C-PHY PPI interface to connect to the user design via its CSI C-PHY interface. This C-PHY PPI interface is compliant with the *C-PHY Annex A* MIPI specification document version 1.0.

Transactor Connection

■ Tx (Master) interface to send pixel and data to the design. The DUT has a C-PHY/D-PHY Rx (Slave) interface with several lanes defined by the DUT CSI interface characteristics. The C-PHY/D-PHY lane model, wrapper, connects the transactor's C-PHY/D-PHY Tx interface to the DUT's C-PHY/D-PHY Rx Interface.

Note

Tie the I_sda and I_scl input signals to one.

3.2 PPI Interface of the ZeBu MIPI CSI Transactor

The ZeBu MIPI CSI transactor has a D-PHY/C-PHY PPI interface with 4 uni-directional Tx lanes, compliant with the MIPI D-PHY PPI interface description. The PPI interface supports:

- The High-Speed (HS) mode of D-PHY transmission.
- The Low Power (LP) mode transmission.
- The Ultra Low Power (ULP) Sequence.

The following table describes the signal list of D-PHY PPI interface of the ZeBu MIPI CSI transactor:

TABLE 1 Signal List of the D-PHY/C-PHY PPI Interface of the ZeBu Xtor mipi csi svs Transactor

Symbol	Size	Type (XTOR)	Type (Lane Model)	Description	
Standard PPI High-Speed Signal (for lane $i = 0$ to 3)					
O_Ref_ClkWord	1	Output	Input	Reference clock to lane model	
O_TxRequestHS_ ClkLan e	1	Output	Input	Clock lane request	
O_Enable_Tx_Clk Lane	1	Output	Input	Clock lane enable	
I_TxWordClkHS	1	Input	Output	High-speed Tx clock	
O_Enable_Tx_Lan e[i]	1	Output	Input	Data lane i enable	
O_TxRequestHS[i]	1	Output	Input	Data lane i transmission request	
I_TxReadyHS_Lan e[i]	1	Input	Output	Data lane i ready for transmission	

SYNOPSYS CONFIDENTIAL INFORMATION

TABLE 1 Signal List of the D-PHY/C-PHY PPI Interface of the ZeBu Xtor mipi csi svs Transactor

Symbol	Size	Type (XTOR)	Type (Lane Model)	Description
O_TxDataHS[i]	32	Output	Input	Data sent to lane i
O_TxWordValidHS [i]	4	Output	Input	Valid Data sent to lane ${\rm i}$
O_TxDataWidthHS [i]	2	Output	Input	Width of Data sent to lane \mathtt{i}
O_TxSendSyncHS[i]	2	Output	Input	Synchro Signal sent to lane i
Standard PPI Low	Power Sig	gnal (for lane i	= 0 to 3)	
O_TxClkEsc	1	Output	Input	Escape clock to lane model
O_TxRequestEsc _Lane[i]	1	Output	Input	Escape Data lane i transmission request
O_TxLpdtEsc_La ne[i]	1	Output	Input	Escape Data Transmission Lane
O_TxValidEsc_Lan e[i]	1	Output	Input	Escape Data lane i transmission valid
<pre>I_TxReadyEsc_Lan e[i]</pre>	1	Intput	Output	Escape Data lane i ready for transmission
O_TxDataEsc_Lane [i]	8	Output	Input	Escape Data sent to lane i
Standard PPI Ultra	a Low Pow	ver Signal (for	lane i = 0 to 3	3)
O_TxUlpsClk	1	Output	Input	Ultra Low Power State on Clock Lane
O_TxUlpsExit_Clk Lane	1	Output	Input	Clock lane ULP Exit Sequence

TABLE 1 Signal List of the D-PHY/C-PHY PPI Interface of the ZeBu Xtor mipi csi svs Transactor

Symbol	Size	Type (XTOR)	Type (Lane Model)	Description
I_m_UlpsActiveNo t_Cl kLane	1	Input	Output	Clock lane ULP State Active (active low)
I_Stopstate_ClkL ane	1	Input	Output	Clock Lane is in Stop state
O_TxUlpsExit_Lan e[i]	1	Output	Input	Ultra Low Power Exit Sequence on lane i
O_TxUlpsEsc_Lane [i]	1	Output	Input	Ultra Low Power State on lane i
<pre>I_m_UlpsActiveNo t_La ne[i]</pre>	1	Input	Output	Ultra Low Power State Active (active low) on lane ${\tt i}$
I_Stopstate_Lane	1	Input	Output	Lane i is in stop state
Signals specific to	the ZeBu	PPI Lane Mode	el	
I_LaneModelVersi on	16	Input	Output	Lane model version
I_CSI_Ref_Clk	1	Input	N/A	CSI Reference clock source
I_CSI_CCI_Ref_Cl k	1	Input	N/A	CCI Reference clock source
I_CSI_rstn	1	Input	N/A	CSI transactor reset
O_rstn	1	Output	Input	Lane model reset, active low
O_prog_we	1	Output	Input	Write Enable Lane Model program

SYNOPSYS CONFIDENTIAL INFORMATION

TABLE 1 Signal List of the D-PHY/C-PHY PPI Interface of the ZeBu Xtor mipi csi svs Transactor

Symbol	Size	Type (XTOR)	Type (Lane Model)	Description
O_prog_add	6	Output	Input	Address Lane Model program
O_prog_dout	8	Output	Input	Data out Lane Model program
I_prog_din	8	Input	Output	Data in Lane Model program

The ZeBu MIPI D-PHY/C-PHY synthesizable lane models of the transactor package provides a bridge between a DUT containing a CSI interface with the MIPI PPI signals and the ZeBu MIPI CSI Transactor.

Note

For a proper CSI-DUT transactor connection, use the dedicated lane model.

The following combinations are offered for compatibility with the available CSI-DUT interfaces:

- C-PHY/D-PHY Lane Model Files
- DUT Connection with the ZeBu MIPI CSI Transactor Using a Wrapper
- D-PHY/C-PHY PPI Interface for Connection with the CSI Transactor
- D-PHY PPI Interface for Connection with the DUT
- Connecting Clocks
- Waveforms

3.2.1 C-PHY/D-PHY Lane Model Files

The C-PHY/D-PHY lane models are provided as a set of IP dedicated Verilog modules (.v).

Lane models are available in the misc directory of the ZeBu MIPI CSI transactor

package.

The following table describes the available PPI lane models for CPHY/DPHY/PPI:

TABLE 2 D-PHY PPI Lane Models

Lane Model	DUT Direction	Implementati on	Number of lanes for DUT
xtor_mipi_csi_lm_svs	D-PHY/C- PHY Rx	HS-LP-ULP Uni- directional	4

3.2.2 DUT Connection with the ZeBu MIPI CSI Transactor Using a Wrapper

To interconnect the CSI transactor and the DUT, implement a wrapper to properly connect interfaces of both the DUT and the CSI transactor. The wrapper models the behavior of the PPI signals with respect to the C-PHY/D-PHY lane transceivers connected to the DUT as shown in the following figure:




FIGURE 4. Architecture for a 4-Lane CSI Design

The wrapper consists of a D-PHY/C-PHY lane model linked with the top-level of the DUT. The D-PHY/C-PHY lane model consists of:

- a D-PHY/C-PHY Rx transceiver PPI interface to connect to the DUT
- a D-PHY/C-PHY Tx transceiver PPI interface to connect to the ZeBu MIPI CSI transactor

Either use a custom MIPI D-PHY/C-PHY PPI wrapper, or use the MIPI D-PHY/C-PHY lane model provided in the transactor's package.

The xtor_mipi_csi_lm_svs lane model is provided in the misc directory of the CSI transactor package.

3.2.3 D-PHY/C-PHY PPI Interface for Connection with the CSI Transactor

3.2.3.1 PPI Tx Interface Description

The PPI Tx interface of the D-PHY/C-PHY lane model is connected to the PPI interface of the ZeBu MIPI CSI transactor.

The following table lists the signals for the D-PHY PPI Tx interface of the lane model:

TABLE 3 Signal List for the D-PHY/C-PHY PPI Tx Interface

Symbol	Size	Туре	Description – Transactor Side (Tx Receiver)
High-Speed signals (I	ane i wit	th i = 0 to 3))
csi_xtor_clk	1	Input	The mipi csi svs transactor control clock
TxWordClkHS	1	Output	High-Speed Transmit Byte Clock
TxDataHS_Lane[i]	32	Input	High-Speed Transmit Data for Lane ${\tt i}$
TxRequestHS_Lane[i]	1	Input	High-Speed Transmit Request for Lane ${\rm i}$
TxSendSyncHS[i]	2	Input	High-Speed Sync request for Lane i

 TABLE 3
 Signal List for the D-PHY/C-PHY PPI Tx Interface

TxReadyHS Lane[i]	1	Output	High-Speed Transmit Ready for Lane i
	1	<u> </u>	<u> </u>
TxRequestHS_ClkLane	1	Input	High-Speed Transmitter Request for Clock Lane
<pre>TxWordValidHS_Lane[i]</pre>	4	Input	Valid Data for Lane i
<pre>TxDataWidthHS_Lane[i]</pre>	2	Input	Data Width for Lane i
Enable_Tx_ClkLane	1	Input	Enable Clock Lane Module. This active high signal forces the clock lane out of "shutdown". All line drivers, receivers, terminators, and contention detectors are turned off when Enable_Tx_ClkLane is low. Furthermore, while it is low, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state.
Enable_Tx_Lane[i]	1	Input	Enable Data Lane i (i = 03) This active high signal forces the data lane out of "shutdown". All line drivers, receivers, terminators, and contention detectors are turned off when $Enable_Tx_Lane$ is low. Furthermore, while it is low, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state.
Escape mode signals (lane i wi	th i = 0 to 3)	
m_TxClkEsc	1	Input	Escape Mode transmit Clock
<pre>TxRequestEsc_Lane[i]</pre>	1	Input	Escape Mode transmit request for Lane

 TABLE 3
 Signal List for the D-PHY/C-PHY PPI Tx Interface

TxLpdtEsc_Lane[i]	1	Input	Escape Mode transmit low power data for Lane i. Asserted with TxRequestEsc[i] to enter low power data transmission mode.		
TxValidEsc_Lane[i]	1	Input	Escape Mode transmit valid for Lane i. Indicates that TxDataEsc is valid on Lane i.		
TxReadyEsc_Lane[i]	1	Output	Escape Mode transmit ready for Lane i . Indicates that Lane i has accepted the incoming $\texttt{TxDataEsc}[i]$		
TxDataEsc_Lane[i]	8	Input	Escape Mode transmit data for Lane ${\tt i}$		
Ultra Low Power signals (lane i with i = 0 to 3)					
TxUlpsClk	1	Input	Transmit Ultra Low Power for clock lane. Causes the clock lane to enter ULPS.		
TxUlpsExit_ClkLane	1	Input	Transmit ULPS Exit Sequence. Causes the clock lane to exit ULPS.		
<pre>m_UlpsActiveNot_Clk Lane</pre>	1	Output	Active low signal indicating that the Clk lane is in ULPS.		
m_Stopstate_ClkLane	1	Output	Indicates that the Clock lane is in stop state.		
TxUlpsExit_Lane[i]	1	Input	Transmit Ultra Low Power for lane ${\tt i}$. Causes the lane ${\tt i}$ to enter ULPS.		
TxUlpsEsc_Lane[i]	1	Input	Transmit ULPS Exit Sequence. Causes the lane \mathtt{i} to exit ULPS.		
<pre>m_UlpsActiveNot_Lan e[i]</pre>	1	Output	Active low signal indicating that the lane \mathtt{i} is in ULPS.		

m_Stopstate_Lane[i]	1	Output	Indicates that the lane \mathtt{i} is in stop state.
Configuration Interfac	ce		
Prog_we	1	Input	Write enable for the configuration interface
Prog_add	6	Input	Address of the configuration interface
Prod_din	8	Input	Input data of the configuration register
Prog_dout	8	Output	Output data of the configuration register

TABLE 3 Signal List for the D-PHY/C-PHY PPI Tx Interface

3.2.3.2 Connecting D-PHY PPI/C-PHY Interfaces of the Lane Model and the ZeBu MIPI CSI Transactor

The CSI transactor connection to the lane model is performed in the hw_top as shown in the following example:

SYNOPSYS CONFIDENTIAL INFORMATION

```
// instantiate Xtor CSI
 xtor mipi csi svs u xtor mipi csi svs
     .I LaneModelVersion (LaneModelVersion ),
     //---- CCI IF -----
     .O sda oe
                         (O CSI sda
                                              ),
     .I sda
                          (I sda
                                              ),
     .I scl
                           (I scl
     //---- Clock ----
     .I CSI Ref Clk
                         (CSI Ref Clk
                                              ),
     .I_CSI_CCI_Ref_Clk
                         (CSI_CCI_Ref_Clk
     .I CSI rstn
                         (CSI rstn
                                              ),
```

```
.O Ref ClkWord
                        (Ref ClkWord
                                             ),
.O rstn
                        (rstn
                                              ),
//---- PPI IF -----
.I TxWordClkHS
                        (TxWordClkHS
                                             ),
.I TxReadyHS Lane0
                        (TxReadyHS0
                                             ),
.I TxReadyHS Lane1
                        (TxReadyHS1
                                              ),
.I TxReadyHS Lane2
                        (TxReadyHS2
                                             ),
.I TxReadyHS Lane3
                        (TxReadyHS3
                                              ),
.O TxDataHS0
                        (TxDataHS0
.O TxRequestHS0
                        (TxRequestHS0
                                             ),
.O TxDataHS1
                        (TxDataHS1
                                             ),
.O TxRequestHS1
                        (TxRequestHS1
                                             ),
.O TxDataHS2
                        (TxDataHS2
                                             ),
.O TxRequestHS2
                        (TxRequestHS2
                                             ),
.O TxDataHS3
                        (TxDataHS3
                                             ),
.O TxRequestHS3
                        (TxRequestHS3
                                             ),
.O TxRequestHS ClkLane (TxRequestHS ClkLane ),
.O Enable Tx ClkLane
                        (Enable Tx ClkLane
                                             ),
.O Enable Tx LaneO
                        (Enable Tx Lane0
                                             ),
.O Enable Tx Lane1
                        (Enable Tx Lane1
                                             ),
.O Enable Tx Lane2
                        (Enable Tx Lane2
.O Enable Tx Lane3
                        (Enable Tx Lane3
.O TxWordValidHS0
                        (TxWordValidHS0
.O TxWordValidHS1
                        (TxWordValidHS1
                                              ),
.O TxWordValidHS2
                        (TxWordValidHS2
.O TxWordValidHS3
                        (TxWordValidHS3
                                             ),
                                             ),
.O TxDataWidthHS0
                        (TxDataWidthHS0
.O TxDataWidthHS1
                        (TxDataWidthHS1
                                             ),
.O TxDataWidthHS2
                        (TxDataWidthHS2
                                             ),
.O TxDataWidthHS3
                        (TxDataWidthHS3
                                             ),
```

```
.O TxSendSyncHS0
                       (TxSendSyncHS0
                                            ),
.O TxSendSyncHS1
                       (TxSendSyncHS1
                                            ),
.O TxSendSyncHS2
                       (TxSendSyncHS2
                                            ),
.O TxSendSyncHS3
                       (TxSendSyncHS3
                                            ),
//---- Low Power Connexion -----
                       (m TxClkEsc
.O TxClkEsc
                                          ),
.O TxRequestEsc Lane0
                       (TxRequestEsc Lane0 ),
.O TxLpdtEsc Lane0
                       (TxLpdtEsc Lane0
                                          ),
.O TxValidEsc Lane0
                       (TxValidEsc Lane0
                                          ),
.I TxReadyEsc Lane0
                       (TxReadyEsc Lane0
                                          ),
.O TxDataEsc Lane0
                       (TxDataEsc Lane0
                                          ),
.O TxRequestEsc Lane1 (TxRequestEsc Lane1),
.O TxLpdtEsc Lane1
                       (TxLpdtEsc Lane1
                                          ),
.O TxValidEsc Lane1
                       (TxValidEsc Lane1
                                          ),
.I TxReadyEsc Lane1
                       (TxReadyEsc Lane1
                                          ),
                      (TxDataEsc_Lane1
.O TxDataEsc Lane1
                                          ),
.O TxRequestEsc Lane2 (TxRequestEsc Lane2),
.O TxLpdtEsc Lane2
                       (TxLpdtEsc Lane2
                                          ),
.O TxValidEsc Lane2
                      (TxValidEsc Lane2
                                          ),
.I TxReadyEsc Lane2
                      (TxReadyEsc Lane2
                                          ),
.O TxDataEsc Lane2
                       (TxDataEsc Lane2
                                          ),
.O TxRequestEsc Lane3
                       (TxRequestEsc Lane3),
.O TxLpdtEsc Lane3
                       (TxLpdtEsc Lane3
.O TxValidEsc Lane3
                       (TxValidEsc Lane3
.I TxReadyEsc Lane3
                       (TxReadyEsc Lane3
.O TxDataEsc Lane3
                       (TxDataEsc Lane3
                                          ),
//--- Ultra Low Power -----
.O TxUlpsClk
                          (TxUlpsClk
                                                  ),
.O TxUlpsExit ClkLane (TxUlpsExit ClkLane
                                                  ),
.I m UlpsActiveNot ClkLane (m UlpsActiveNot ClkLane),
.I m Stopstate ClkLane (m Stopstate ClkLane
                                                  ),
```

```
.O TxUlpsExit Lane0
                            (TxUlpsExit Lane0
                                                     ),
                                                      ),
 .O TxUlpsEsc Lane0
                            (TxUlpsEsc Lane0
 .I m UlpsActiveNot Lane0 (m UlpsActiveNot Lane0
 .I m Stopstate LaneO
                            (m Stopstate Lane0
                                                      ),
 .O TxUlpsExit Lane1
                            (TxUlpsExit Lane1
                                                     ),
 .O TxUlpsEsc Lane1
                            (TxUlpsEsc Lane1
                                                      ) ,
 .I m UlpsActiveNot Lane1
                            (m UlpsActiveNot Lane1
 .I m Stopstate Lanel
                            (m Stopstate Lanel
 .O TxUlpsExit Lane2
                            (TxUlpsExit Lane2
                                                     ),
 .O TxUlpsEsc Lane2
                            (TxUlpsEsc Lane2
                                                     ),
 .I m UlpsActiveNot Lane2
                            (m UlpsActiveNot Lane2
                            (m Stopstate Lane2
 .I m Stopstate Lane2
                                                     ),
 .O TxUlpsExit Lane3
                            (TxUlpsExit Lane3
                                                     ),
 .O TxUlpsEsc Lane3
                            (TxUlpsEsc Lane3
                                                     ),
 .I m UlpsActiveNot Lane3
                            (m UlpsActiveNot Lane3
                                                     ),
 .I m Stopstate Lane3
                            (m Stopstate Lane3
                                                     ),
 //--- Lane Model Programmation ----
 .O prog we
                            (prog we
                                                      ),
 .0 prog add
                            (prog add
                                                      ),
 .O prog dout
                            (prog dout
                                                      ),
 .I prog din
                            (prog din
                                                      ),
 .xtor info
                            (xtor info
);
```

3.2.4 D-PHY PPI Interface for Connection with the DUT

Instantiate the D-PHY PPI lane model in the user top-level design, to connect the D-PHY PPI interface of the DUT to the D-PHY PPI interface of the ZeBu MIPI CSI transactor.

See Section 3.3 for an example of transactor integration.

3.2.4.1 PPI Rx Interface Description

The PPI Rx interface of the D-PHY lane model is connected to the PPI interface of the DUT.

The following table lists the signals for the PPI Rx interface of the lane model:

TABLE 4 Signal List for the PPI Rx Interface

Symbol	Size	Туре	Description – DUT Side (Rx Master)
High-Speed Signals	(lane i with	i = 0 or 1)	
RxWordClkHS	1	Output	High-Speed Receive Byte Clock
RxDataHS_Lane[i]	8	Output	High-Speed Receive Data for Lane i
RxActiveHS_Lane[i]	1	Output	High-Speed Reception Active for Lane $^{\mathrm{i}}$
RxValidHS_Lane[i]	1	Output	High-Speed Receive Data Valid for Lane ${\tt i}$
RxSyncHS_Lane[i]	1	Output	High-Speed Receiver Synchronization observed for Lane ${\tt i}$
Enable_Rx_Lane[i]	1	Input	Enable Data Lane Module. This active high signal forces the data lane out of "shutdown". All line drivers, receivers, terminators, and contention detectors are turned off when Enable_Rx_Lane is low. Furthermore, while it is low, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state.
Enable_Rx_ClkLane	1	Input	Enable Clock Lane Module. This active high signal forces the clock lane out of "shutdown". All line drivers, receivers, terminators, and contention detectors are turned off when Enable_Rx_ClkLane is low. Furthermore, while it is low, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state.

TABLE 4 Signal List for the PPI Rx Interface (Continued)

Escape Mode signals (lane i with i = 0 or 1)				
s_TxClkEsc	1	Input	Escape Mode Transmit Clock, slave side	
RxClkEsc_Lane[i]	1	Output	Escape mode receive clock on Lane i	
RxLpdtEsc_Lane[i]	1	Output	Low power data receive mode on Lane i	
RxValidEsc_Lane[i]	1	Output	Low power data received valid on Lane ${\rm i}$	
RxDataEsc_Lane[i]	8	Output	Low power data received on Lane ${\tt i}$	
Ultra Low Power Signals (lane i with i = 0 or 1)				
RxUlpsClkNot_ClkLane	1	Output	Ultra low power state on clock lane	
s_UlpsActiveNot_ClkLan e	1	Output	Ultra low power Active (active low) on clock lane	
s_Stopstate_ClkLane	1	Output	Ultra low power Stop on clock lane	
RxUlpsEsc_Lane[i]	1	Output	Ultra low power state on Lane i	
s_UlpsActiveNot_Lane[i]	1	Output	Ultra low power Active (active low) on Lane ${\tt i}$	
s_Stopstate_Lane[i]	1	Output	Ultra low power Stop on Lane i	

3.2.4.2 Connecting PPI Interfaces of the Lane Model and the DUT

The following sample Verilog example describes the lane model connection to the DUT:

```
.lm version
                   (LaneModelVersion ),
//---- Hight Seep Connexion -----
.Enable Rx ClkLane (Enable Rx ClkLane ),
.Enable Tx ClkLane (Enable Tx ClkLane ),
.Enable Rx Lane0
                  (Enable Rx LaneO
.Enable Rx Lane1
                  (Enable Rx Lane1
.Enable Rx Lane2
                  (Enable Rx Lane2
.Enable Rx Lane3
                  (Enable Rx Lane3
                                       ),
.Enable Tx Lane0
                   (Enable Tx Lane0
.Enable Tx Lane1
                   (Enable Tx Lane1
                                       ),
.Enable Tx Lane2
                   (Enable Tx Lane2
                                       ),
.Enable Tx Lane3
                   (Enable Tx Lane3
                                       ),
///-- Tx Part --
.TxWordClkHS
                   (TxWordClkHS
                                       ),
.TxReadyHS Lane0
                  (TxReadyHS0
                                       ),
.TxReadyHS Lane1
                  (TxReadyHS1
                                       ),
.TxReadyHS Lane2
                  (TxReadyHS2
                                       ),
.TxReadyHS Lane3
                  (TxReadyHS3
                                       ),
.TxDataHS Lane0
                  (TxDataHS0
                                       ),
.TxRequestHS Lane0 (TxRequestHS0
                                       ),
.TxDataHS Lane1
                  (TxDataHS1
.TxRequestHS Lane1 (TxRequestHS1
.TxDataHS Lane2
                 (TxDataHS2
.TxRequestHS Lane2 (TxRequestHS2
.TxDataHS Lane3 (TxDataHS3
.TxRequestHS Lane3 (TxRequestHS3
                                       ),
.TxRequestHS ClkLane (TxRequestHS ClkLane),
.TxWordValidHS Lane0(TxWordValidHS0
                                       ),
.TxWordValidHS Lane1(TxWordValidHS1
                                       ),
.TxWordValidHS Lane2(TxWordValidHS2
                                       ),
```

```
.TxWordValidHS Lane3(TxWordValidHS3
                                        ),
.TxDataWidthHS LaneO(TxDataWidthHSO
                                        ),
.TxDataWidthHS Lane1(TxDataWidthHS1
                                        ),
.TxDataWidthHS Lane2(TxDataWidthHS2
                                        ),
.TxDataWidthHS Lane3(TxDataWidthHS3
.TxSendSyncHS Lane0 (TxSendSyncHS0
                                        ),
.TxSendSyncHS Lane1 (TxSendSyncHS1
                                        ),
.TxSendSyncHS Lane2 (TxSendSyncHS2
                                        ),
.TxSendSyncHS Lane3 (TxSendSyncHS3
                                        ),
//-- Rx Part ---
                                        ),
.RxWordClkHS
                   (nCSI RxWordClkHS
.RxDataHS Lane0
                   (nCSI RxDataHS0
                                        ),
.RxActiveHS LaneO (nCSI RxActiveHSO
.RxValidHS Lane0
                  (nCSI RxValidHS0
                                        ),
.RxSyncHS Lane0
                    (nCSI RxSyncHS0
                                        ),
.RxDataWidthHS LaneO(nCSI RxDataWidthHSO),
.RxDataHS Lane1
                  (nCSI RxDataHS1
                                        ),
.RxActiveHS Lane1 (nCSI RxActiveHS1
.RxValidHS Lane1
                   (nCSI RxValidHS1
.RxSyncHS Lane1
                   (nCSI RxSyncHS1
                                        ),
.RxDataWidthHS Lane1(nCSI RxDataWidthHS1),
.RxDataHS Lane2
                   (nCSI RxDataHS2
                                        ),
.RxActiveHS Lane2 (nCSI RxActiveHS2
                                        ),
.RxValidHS Lane2
                   (nCSI RxValidHS2
                                        ),
```

```
.RxSyncHS Lane2 (nCSI RxSyncHS2
                                        ),
.RxDataWidthHS Lane2(nCSI RxDataWidthHS2),
.RxDataHS Lane3 (nCSI RxDataHS3
                                        ),
.RxActiveHS Lane3 (nCSI RxActiveHS3
                                        ),
.RxValidHS Lane3
                   (nCSI RxValidHS3
.RxSyncHS Lane3
                  (nCSI RxSyncHS3
.RxDataWidthHS Lane3(nCSI RxDataWidthHS3),
.RxInvalidCodeHS Lane0 (RxInvalidCodeHS Lane0),
.RxInvalidCodeHS Lane1 (RxInvalidCodeHS Lane1),
.RxInvalidCodeHS Lane2 (RxInvalidCodeHS Lane2),
.RxInvalidCodeHS Lane3 (RxInvalidCodeHS Lane3),
//---- Low Power Connexion -----
// CSI Xtor side - Master
.m TxClkEsc
                      (m TxClkEsc
                                            ),
                    (TxRequestEsc Lane0
.TxRequestEsc Lane0
.TxLpdtEsc Lane0
                     (TxLpdtEsc Lane0
                                            ),
.TxValidEsc Lane0
                     (TxValidEsc Lane0
                                            ),
.TxReadyEsc Lane0
                     (TxReadyEsc Lane0
                                            ),
.TxDataEsc Lane0
                     (TxDataEsc Lane0
                                            ),
.TxRequestEsc Lane1
                     (TxRequestEsc Lane1
                                            ),
.TxLpdtEsc Lane1
                      (TxLpdtEsc Lane1
.TxValidEsc Lane1
                      (TxValidEsc Lane1
                                            ),
.TxReadyEsc Lane1
                      (TxReadyEsc Lane1
                                            ),
.TxDataEsc Lane1
                     (TxDataEsc Lane1
                                            ),
.TxRequestEsc Lane2
                      (TxRequestEsc Lane2
.TxLpdtEsc Lane2
                      (TxLpdtEsc Lane2
                                            ),
.TxValidEsc Lane2
                      (TxValidEsc Lane2
                                            ),
.TxReadyEsc Lane2
                      (TxReadyEsc Lane2
                                            ),
.TxDataEsc Lane2
                      (TxDataEsc Lane2
                                            ),
```

```
.TxRequestEsc Lane3
                      (TxRequestEsc Lane3
                                             ),
.TxLpdtEsc Lane3
                      (TxLpdtEsc Lane3
                                             ),
.TxValidEsc Lane3
                      (TxValidEsc Lane3
                                             ),
.TxReadyEsc Lane3
                      (TxReadyEsc Lane3
                                             ),
.TxDataEsc Lane3
                      (TxDataEsc Lane3
                                             ),
// CSI DUT side - Slave
.s TxClkEsc
                      (m TxClkEsc
                                             ),
.RxClkEsc Lane0
                      (nCSI RxClkEsc Lane0 ),
.RxLpdtEsc Lane0
                      (nCSI RxLpdtEsc Lane0),
.RxValidEsc Lane0
                      (nCSI RxValidEsc Lane0),
.RxDataEsc Lane0
                      (nCSI RxDataEsc Lane0),
                      (nCSI RxClkEsc Lane1 ),
.RxClkEsc Lane1
.RxLpdtEsc Lane1
                      (nCSI RxLpdtEsc Lane1),
.RxValidEsc Lane1
                      (nCSI RxValidEsc Lane1),
.RxDataEsc Lane1
                      (nCSI RxDataEsc Lane1),
.RxClkEsc Lane2
                      (nCSI RxClkEsc Lane2 ),
.RxLpdtEsc Lane2
                      (nCSI RxLpdtEsc Lane2),
.RxValidEsc Lane2
                      (nCSI RxValidEsc Lane2),
.RxDataEsc Lane2
                      (nCSI RxDataEsc Lane2),
                      (nCSI RxClkEsc Lane3 ),
.RxClkEsc Lane3
                      (nCSI RxLpdtEsc Lane3),
.RxLpdtEsc Lane3
.RxValidEsc Lane3
                      (nCSI RxValidEsc Lane3),
.RxDataEsc Lane3
                      (nCSI RxDataEsc Lane3),
//---- Ultra Low Power -----
.TxUlpsClk
                        (TxUlpsClk
                                                 ),
.TxUlpsExit ClkLane
                       (TxUlpsExit ClkLane
                                                 ),
```

```
.m UlpsActiveNot ClkLane (m UlpsActiveNot ClkLane),
.m Stopstate ClkLane
                       (m Stopstate ClkLane
.TxUlpsExit Lane0
                        (TxUlpsExit Lane0
                                               ),
.TxUlpsEsc Lane0
                        (TxUlpsEsc Lane0
.m UlpsActiveNot Lane0
                       (m UlpsActiveNot Lane0
.m Stopstate Lane0
                        (m Stopstate Lane0
.TxUlpsExit Lane1
                        (TxUlpsExit Lane1
                                               ),
.TxUlpsEsc Lane1
                        (TxUlpsEsc Lane1
.m UlpsActiveNot Lane1
                       (m UlpsActiveNot Lane1
.m Stopstate Lane1
                        (m Stopstate Lane1
.TxUlpsExit Lane2
                        (TxUlpsExit Lane2
                                               ),
.TxUlpsEsc Lane2
                        (TxUlpsEsc Lane2
                                               ),
.m UlpsActiveNot Lane2
                       (m UlpsActiveNot Lane2
                                               ),
.m Stopstate Lane2
                        (m Stopstate Lane2
                                               ),
.TxUlpsExit Lane3
                        (TxUlpsExit Lane3
                                               ),
.TxUlpsEsc Lane3
                        (TxUlpsEsc Lane3
                                               ),
.m UlpsActiveNot Lane3 (m UlpsActiveNot Lane3
                                               ),
.m Stopstate Lane3
                        (m Stopstate Lane3
                                               ),
// CSI DUT side - Slave
.RxUlpsClkNot ClkLane
                        (RxUlpsClkNot ClkLane
.s UlpsActiveNot ClkLane(s UlpsActiveNot ClkLane),
.RxUlpsEsc Lane0
                       (RxUlpsEsc Lane0
.s UlpsActiveNot Lane0 (s UlpsActiveNot Lane0
.RxUlpsEsc Lane1
                       (RxUlpsEsc Lane1
                       (s UlpsActiveNot Lane1
.s UlpsActiveNot Lane1
.RxUlpsEsc Lane2
                        (RxUlpsEsc Lane2
.s UlpsActiveNot Lane2 (s UlpsActiveNot Lane2 ),
.RxUlpsEsc Lane3
                        (RxUlpsEsc Lane3
                                               ),
.s UlpsActiveNot Lane3
                       (s UlpsActiveNot Lane3 ),
.s Stopstate ClkLane
                       (s Stopstate ClkLane ), //open
.s Stopstate LaneO
                       (s Stopstate Lane0 ), //open
```

```
.s Stopstate Lanel
                         (s Stopstate Lane1
                                                ), //open
                                                ), //open
.s Stopstate Lane2
                         (s Stopstate Lane2
                         (s Stopstate Lane3
                                                ), //open
.s Stopstate Lane3
// Timing prog interface
.prog we
                         (prog we
                                                   ),
                         (prog_add
.prog add
                                                   ),
.prog din
                         (prog dout
                                                   ),
.prog dout
                         (prog din
                                                   ));
```

3.2.5 Connecting Clocks

3.2.5.1 Clock Connection Overview

The following figure explains the clock connection between the transactor, the lane model, and the ZeBu primary clock:




FIGURE 5. Transactor's and Lane Model' Clocks Connection to ZeBu Primary Clock

3.2.5.2 Reset Connection Overview

The following figure explains the reset connection of the lane model:




FIGURE 6. Lane Model's Reset Connection

3.2.5.3 Signal List

The following table lists the clock and reset signals of the PPI lane model interface:

 TABLE 5
 Clock and Reset Signal List of the PPI Lane Model Interface

Symbol	Siz e	Туре	Description – DUT Side (Tx Master-Host)
csi_xtor_clk	1	Input	The mipi csi svs transactor control clock.
Rstn	1	Input	D-PHY analog part lane reset. Asynchronous. Active Low.
s_Rstn	1	Input	D-PHY slave digital part lane reset. Asynchronous. Active Low.
m_Rstn	1	Input	D-PHY master digital part lane reset. Asynchronous. Active Low.
Refclk_Word	1	Input	Reference word clock. Must be connected to the transactor clock output.
TxWordClkHS	1	Outpu t	Tx word clock used for clocking incoming data from the transactor.
RxWordClkHS	1	Outpu t	Rx clock used by the DUT to clock the outgoing data.

 TABLE 5
 Clock and Reset Signal List of the PPI Lane Model Interface

m_TxClkEsc	1	Input	Escape Clock, master side.
s_TxClkEsc	1	Input	Escape Clock, slave side.
lm_version	16	Outpu t	The following information is given: [15:8]: lane model version [7:4]: lane model type (should be 4'h0 for PPI) [3:2]: number of inputs - 1 (from 2'b00 for 1 input to 2'b11 for 3 inputs) [1:0] Number of outputs - 1 (from 2'b00 for 1 output to 2'b11 for 3 outputs)

3.2.6 Waveforms

ZeBu MIPI CSI transactor generates waveforms for the following:

- PPI Init and Reset
- PPI Clock
- High-Speed Transmission on 1 Lane
- High-Speed Transmission on 2 Lanes
- Low Power Transmission
- Going In and Out of Ultra Low Power State (ULPS)

3.2.6.1 PPI Init and Reset

The global asynchronous reset, active low, is sent to all blocks (DUT, lane model, transactor).

The following figure describes the PPI reset waveforms:




FIGURE 7. PPI Reset Waveforms

3.2.6.2 PPI Clock

The reference source clock from zCeiClockPort is sent to the transactor as $I_CSI_Ref_Clk$, where it is divided and forwarded to the lane model and the DUT. In the lane model, the master clock is received on the $Refclk_Word$, from which the TxWordClkHS is derived.

The D-PHY lanes model provides a Burst HS Data-Clock transmission profile where the RxWordClkHS clock toggles only when data is sent by the lane model.

The Escape mode clocks ($m_TxClkEsc$, $s_TxClkEsc$) are defined by their frequency ratio compared to the Refclk_Word frequency. The minimal ratio is 7, and the maximum ratio supported by the lane model is 20. These clocks do not necessarily have a duty cycle equal to 1/2.

The following figure describes the PPI clock waveforms:




FIGURE 8. PPI Clock Waveforms

3.2.6.3 High-Speed Transmission on 1 Lane

During high-speed transmission on 1 Lane, TxRequestHS ClkLane, Rx, and Tx Lane0

are enabled.

TxRequest_HSClk followed by TxReqestHs_Lane0 is asserted, Lanemodel is detected the activity, and RxActiveHS Lane0 is asserted.

After some delay, <code>TxReadyHS_Lane0</code> is asserted by the lane model. The data is sent by the transactor on <code>TxDataHS_Lane0</code>.

The first byte of data is sent by the lane model on the <code>RxDataHS_Lane0</code>. At the same time, <code>RxValidHS_Lane0</code> is set by the lane model for the whole duration of the transfer. One clock cycle pulse of <code>RxSyncHS_Lane0</code> is also issued.

The RxByteClkHS LaneO starts toggling.

At the end of the access, <code>TxRequest_Lane0</code> and <code>TxReady_Lane0</code> are going low simultaneously.

On the Rx side, some trailing bytes are issued for some time, then RxActiveHS_Lane0 and RxValidHS_Lane0 are going low simultaneously, and the RxByteClkHS_Lane0 stops toggling.

The following figure illustrates an example of a data stream 0x19 - 0x17 - 0x03 - 0x1a - 0xff - 0xff...etc. Note that TxRequestHS_Lane0 for clock should be issued before TxRequestHS Lane0 for data:




FIGURE 9. Waveforms for Data Transmission on 1 Lane

3.2.6.4 High-Speed Transmission on 2 Lanes

On two lanes, each data lane behaves individually as described in the 1-lane example above, except that the data are spread over the two lanes. In the following figure, the data stream is 0x32 - 0x17 - 0x07 - 0x3a - 0xff - 0xff..., and so on.




FIGURE 10. Waveforms for Data Transmission on 2 Lanes

3.2.6.5 Low Power Transmission

When TxLpdtEsc is asserted while TxRequest is active, the lane enters low power data transmission mode. The protocol must drive TxValidEsc and valid data on TxDataEsc. When the lane accepts the data, the TxReadyEsc signal is asserted.

The lane model remains in Low Power Data (LPDT) mode until TxRequestEsc is deasserted.

On the Rx side, RxLpdtEsc indicates that the lane is in LPDT mode, and RxValidEsc is asserted when RxDataEsc is valid.

The following figure shows that the transmission of the sequence, $0x03 \ 0x01 \ 0x16$.




FIGURE 11. LPDT Sequence on Data Lane

3.2.6.6 Going In and Out of Ultra Low Power State (ULPS)

You can assert TXUlpsEsc with TxRequestEsc active to cause the lane to enter the Ultra Low Power State. The UlpsActiveNot signal is thus driven low. To go out of the ULPS, drive TxUlpsExit high. This signal is synchronous to TxClkEsc. The UlpsActiveNot signal is then drive high again. After some time (TWAKEUP) the TxREquestEsc is driven low. This make the lane model go back to Stop state (StopState driven high).

The following figure illustrates waveforms for ULPS sequence on clock lanes:



FIGURE 12. ULPS Sequence on Clock Lane

The following figure illustrates waveforms for ULPS sequence on data lanes:



FIGURE 13. Figure 13: ULPS sequence on Data Lane

3.3 CCI/I2C Slave Interface

The CCI Slave interface of the ZeBu MIPI CSI transactor is used by the CSI host to configure the CSI camera's control registers. The CCI interface is compatible with the fast mode variant of the I2C protocol standard.

The CCI interface of the ZeBu MIPI CSI transactor is considered as an I2C slave device. However, it does not use the standard I2C interface with the bi-directional SDA line. Implement the SDA bus resolution in a wrapper, which is added on top of the user DUT.

The CSI transactor connects to the DUT through the SDA input-only line and through its ${\tt SDA_OE}$ output enable port. However, you can directly connect the SCL signal to the CSI transactor's input port.

The CCI interface defines the tristate bus resolution in the top-level design wrapper using a pull-up resistor.

The following figure illustrates the hardware interface connection:




FIGURE 14. CCI/I2C Hardware BFM Connection

This section explains the following topics:

- Connecting the SDA Signals to the Design
- Connecting Clocks
- Connecting the CCI/I2C Bus to the I2C Master Device

3.3.1 Connecting the SDA Signals to the Design

Since I2C is a multi-client, bi-directional bus, it is recommended to connect the CCI part of the ZeBu CSI transactor to the design.

The transactor and the DUT are both connected to an I2C bus modeled in the ZeBu hardware.

In the I2C protocol, clients connected to the I2C bus only drive a LOW state on the SDA line. This state is changed to HIGH through external pull-up resistors to VCC. Consider the following rules when connecting SDA lines:

- Define SDA as a bi-directional port of the design.
- Pull up the SDA to 1. However, you can pull the SCL up to 1 if the DUT driver is tristate.
- Assert the SDA line to LOW when the I2C Bus master asserts its respective Output Enable signal. Else, keep them as high impedance.

The following table lists the CCI signals of the ZeBU MIPI CSI transactor:

TABLE 6 CCI Signal List of the ZeBu MIPI CSI Transactor

Symbol	Size	Туре	Description – DUT Side (Master-Host)
I_sda	1	Input	CCI Serial Data Line
O_sda_oe	1	Output	Serial Data Line output enable
I_scl	1	Input	CCI Serial Clock Line

3.3.2 Connecting Clocks

You may need to implement a derived clock scheme for a proper connection of the CSI transactor's CCI interface to the design.

The CCI clock is driven from the DUT with a frequency different from the primary

clocks generated by zceiClockPort.

The following figure describes connection from the ZeBu MIPI CSI transactor to the derived clock:




FIGURE 15. Connecting the Transactor to a Derived Clock

3.3.3 Connecting the CCI/I2C Bus to the I2C Master Device

The following is a typical Verilog example that shows how to connect the CCI part of the ZeBu MIPI CSI transactor to a DUT instantiating an I2C master device:

```
module top_level_CSI_CCI_Devices (
// I2C Interface of the CSI Transactor
output SDA_XTOR , // To CSI Transactor
output SCL_XTOR ,
input SDA_OE_XTOR, // From CSI Transactor
...
);
//I2C BUS
wire SDA_BUS, SCL_BUS;
// Tristate Bus arbitration for Transactor
```

CCI/I2C Slave Interface

```
assign SDA XTOR = SDA BUS;
assign SCL XTOR = SCL BUS;
// Tristate arbitration for I2C Bus
assign SDA BUS= (SDA OE XTOR)? 1'b0:1'bz;
// Optional SCL Tristate resolution - if DUT is tristate
assign SCL BUS= (SCL OE DUT) 1'b0:1'b1;
I2C_DEVICE1 I2C_Master_INSTANCE(
.SDA(SDA_BUS),
.SCL(SCL BUS),
...);
...);
```

CCI/I2C Slave Interface

4 Use Model

The ZeBu MIPI CSI transactor is used to model a sensor, which sends images or data to the DUT that can then configure the transactor through its CCI interface.

This section explains the following topics:

- CSI Packet Generator
- CSI CCI Management
- BuildImage Method
- CallBack Method
- Interleaved Mode

4.1 CSI Packet Generator

The ZeBu MIPI CSI transactor can send video or data packets. You can generate the CSI video packets to be sent in the following ways:

- Using a virtual image player from a video sequence file. In this case, video content, format, resolution, and synchronization length are configurable. RGB, RAW and YUV pixel mappings are supported.
- Generating internally a video pattern or colorbar in the RGB format. Resolution of this video colorbar is configurable. Vertical and horizontal video synchronizations and duration are fixed and not controllable. The following pixel mappings are supported:
 - RGB 888
 - □ RGB 666
 - ☐ RGB 565
 - □ RGB 555
 - □ RGB 444

The following figure illustrates the BGR colorbar scheme:




FIGURE 16. BGR Colorbar Stream

You can send user-defined short and long CSI generic packets interleaved with the CSI video packets.

For more details on the API methods for CSI packets management, see Section 5.6.

4.2 CSI – CCI Management

4.2.1 CCI Register Definition

The ZeBu MIPI CSI transactor has a CCI interface, which is considered as an I2C/I3C slave device. It supports Read and Write I2C/I3C access. This slave device is composed of 65536 one-byte registers for which you can set the slave base address. You can read and write all those CCI registers.

4.2.2 I2C Transmission to CCI Registers

In an I2C transmission, the ZeBu MIPI CSI transactor must know the address of the I2C slave device (CCI registers) to properly answer to the I2C master device. This slave address is the first word of the I2C transmission, as shown in the following figure:



FIGURE 17. First Word of an I2C Transmission

You can address a CCI Register with an 8-bit or 16-bit address according the I2C master device. Therefore, the transactor must be configured accordingly to the I2C Master device.

To point to a register of the I2C slave device, you may also define sub-addresses.

The following figure illustrates the CCI sub-address on 8 bits:




FIGURE 18. CCI Sub-Address on 8 Bits

The following figure illustrates the CCI sub-address on 16 bits:




FIGURE 19. CCI Sub-Address on 16 Bits

For more details on the appropriate API methods for CCI register management, see Section 5.7.

Write/Modify Auto Signalization Feature

The ZeBu MIPI CSI transactor's API provides a Write/Modify auto signalization feature that is activated for one or more CCI registers. This feature allows to monitor write/modify accesses to the specified CCI registers.

For example, if an I2C master device of the DUT processes a Write access on a CCI register, a Write/Modify event is pending into the software part of the CSI transactor. If the Write/Modify auto signalization feature is activated for this register, a flag reports this pending event and the I2C Write access is queued. However, you can also register a callback function on a specified register to launch an action on write/modify event detection.

For details on the appropriate API methods, see Section 5.7.5.

4.3 BuildImage Method

The MIPI CSI transactor raises one call of the buildImage() transactor before one sendImage() or sendLine() methods:

```
u_CSI_driver-> buildImage();
    frame_is_sending = true ;
        while(!u_CSI_driver->sendImage()) {}
        while(frame_is_sending){}

u_CSI_driver-> buildImage();
    frame_is_sending = true ;
        while(!u_CSI_driver->sendImage()) {}
        while(frame_is_sending){}
```

4.4 CallBack Method

Use the CallBack method to check the CSI Status:

```
CallBack Definition
void userCSIStatusCB (void* ptr1 ) {
 mipi csi svs * u CSI driver = (mipi csi svs*) ptrl;
 CSIEventStatus t CSIStatus;
 u CSI driver->getCSIStatus(&CSIStatus);
 cerr << "\n##################\n";
  if(CSIStatus.FRAME DONE ) cerr << "#TB CSIStatusCB :</pre>
FrameDone \n";
 if(CSIStatus.LINE DONE ) cerr << "#TB CSIStatusCB : LineDone
\n";
  if(CSIStatus.PACKET DONE ) cerr << "#TB CSIStatusCB :</pre>
PacketDone \n";
 if(CSIStatus.HW FLUSH ) cerr << "#TB CSIStatusCB : HW FLUSH
\n";
  if(CSIStatus.FLUSH DONE ) cerr << "#TB CSIStatusCB :</pre>
FLUSH DONE \n";
  if
         (CSIStatus.FRAME DONE && frame is sending )
frame is sending = false;
  else if (CSIStatus.LINE DONE
                               && line is sending
line is sending = false;
  else if (CSIStatus.PACKET DONE && packet is sending )
packet is sending= false;
  else if (CSIStatus.FLUSH DONE && flush is sending )
flush is sending = false;
```

CallBack Method

```
//-- Call bach Register
    u CSI driver->registerCSIStatusCB (userCSIStatusCB,
(void*)(u CSI driver));
//--- New ude Model Status loop
           line is sending =true ;
          while(!u CSI driver->sendLine(=){};
             while(line is sending){}
              flush is sending = true ;
              u CSI driver->flushCSIPacket();
              while(flush is sending){}
        frame_is_sending = true ;
            while(!u CSI driver->sendImage()) {}
            while(frame is sending){}
           packet is sending = true ;
          while(!u CSI driver->sendShortPacket(0x5,0x29)) {
           while(packet is sending){}
```

4.5 Interleaved Mode

You can interleave 4 frames using the buildImage method. The buildImage method represent the buffer to build the image. By default the buffer is 0.

```
//--- DATA INTLV ----
 u CSI driver->setSensorMode (RGB );
 u CSI driver->setImageRegion (0, 640, 0, 480);
 u CSI driver->setTransform (RGB888 , RGB888 ) ;
 u CSI driver->buildImage(0) ;
 u CSI driver->buildImage(2) ;
 u CSI driver->setSensorMode (YUV);
 u_CSI_driver->setTransform (YUV422_8 , YUV422_8 ) ;
 u CSI driver->setImageRegion (0, 640, 0, 480);
 u CSI driver->buildImage(1) ;
 u CSI driver->setSensorMode (RAW);
 u CSI driver->setTransform
                            (RAW8 , RAW8 ) ;
 u CSI driver->setImageRegion (0, 640, 0, 480);
 u CSI driver->buildImage(3) ;
 //--- VC Interleaver
 u CSI driver->sendImage DataIntlv (VC10,
                                  480/8,//uint32 t
NbLineStuck Buff1,
                                  480/8,//uint32 t
NbLineStuck Buff2,
                                  480/8,//uint32 t
NbLineStuck Buff3,
```

Interleaved Mode

```
A80/8,//uint32_t
NbLineStuck_Buff4,

50 ); // uint32_t RandomParam
);

frame_done = false;
do {
  u_CSI_driver->getCSIStatus(&CSIStatus);
  frame_done = (CSIStatus.FRAME_SENDING == 0);
} while (!frame_done); //--- End Of Frame Loop
```

Interleaved Mode

5 Software Interface

The ZeBu MIPI CSI transactor provides a C++ API for the CSI application to communicate with a CSI design mapped in ZeBu.

The API C++ interface enables you to:

- Configure the CSI transactor BFM
- Create CSI packet transactions
- Manage the CCI Registers' content

This section explains the following topics:

- CSI Class and Associated Methods
- API Types and Structures
- Transactor Initialization
- D-PHY/C-PHY Lane Model Control
- CSI Video Packet Management
- CCI Register Management
- Transactor's Log Settings
- Sequencer Control

5.1 CSI Class and Associated Methods

The CSI C++ class is defined in the following header files located in the include directory of the transactor package:

- mipi csi svs.hh describes the CSI class and its associated methods.
- mipi_csi_struct_svs.hh describes the structures and types used in I2C classes. This file is automatically included in mipi_csi_svs.hh.

The ZeBu MIPI CSI transactor's API is included in the <code>ZEBU_IP::MIPI_CSI_SVS</code> namespace.

Example:

A typical testbench starts with the following lines:

```
#include "mipi_csi_svs.hh"
using namespace ZEBU_IP;
using namespace MIPI_CSI_SVS;
```

 $mipi_csi_svs$ is the constructor for the $mipi_csi_svs$ class and $\sim mipi_csi_svs$ represents the destructor.

The following table lists the methods associated with the \mbox{CSI} class:

TABLE 7 CSI Class Method

Method	Description
Transactor Initialization	
init	Initializes the transactor and checks for hardware/software compatibility if required. Connects the software to the hardware BFM.
config	Sends the configuration values to the transactor
D-PHY/C-PHY Lane Model Control	
do_resetXtor	Performs a SW reset to the XTOR. API must not be called when a line/frame is currently in progress.

TABLE 7 CSI Class Method

Method	Description
setTransmissionMode	Defines the data transmission mode (High-Speed Mode or Low Power mode).
getTransmissionMode	Gets the data transmission mode.
sendULPSequence	Sends an Ultra Low Power sequence.
setEnableLane	Sets the number of lanes to use to transmit CSI packets.
getEnableLane	Gets the current number of lanes that transmit CSI packets.
setNbLane	Activates and configures the number of lanes on lane model.
getNbLane	Gets the number of lanes on lane model enabled
getLaneModelVersion	Returns the lane model information.
setLaneModelPath	Set the hierarchical path of the Lane Model.
displayInfo	Displays the lane information of the last access.
setNbCycleClkRqstToReady	Define the number of cycle between the TxRequest_Data and TxReady from Lane Model
setNbCycleClkRqst	Defines the number of PPI Tx Byte clock cycles between TxRequest_Data and TxRequest_Clk.
writeLaneModelRegister	Writes the internal lane model registers
readLaneModelRegister	Reads the internal lane model registers
configLaneModelSynchro	Configures the synchronization signal on the output of the lane model.
EnableCPHYSupport	Enables the CPHY lane support.
setCSIDataWidth	define the Data With of the Data Bus.
CSI Video Packets Management	
CSI Video Timing and Clock Manag	jement
defineRefClkFreq	Defines the frequency of the transactor's Reference Clock.

TABLE 7 CSI Class Method

Method	Description
setCSIClkDivider	Define the internal divider value for the output CSI clock.
getPPIC1kByte_Freq	Gets the frequency of the PPI Tx HS Byte Clock.
setCSIClkLowPowerDivider	Defines the CSI clock divider value for the lane model's Low Power clock.
getCSIClkLowPowerDivider	Gets the CSI clock divider value of the lane model's Low Power clock.
getLowPowerTxClkEsc_Freq	Gets the frequency of the PPI Tx HS Byte Clock.
setFrameRate	Defines the camera frame rate value in Frames Per Second (FPS)
getEstimatedFrameRate	Returns the camera frame rate value, estimated by csi API.
defineFrontPorchSync	Defines the Horizontal and Vertical Video Front Porch timing.
defineBackPorchSync	Defines the Horizontal and Vertical Video Back Porch timing.
checkCSITxCharacteristics	Checks if the CSI timing setup allows to obtain the expected camera frame rate with the current image resolution.
getRealFrameRate	Returns the real frame rate computed by the CSI transactor for the current transmission.
getPPIByteClk_MinFreq	Returns the minimum PPI Tx Byte HS Clock frequency required to reach the expected camera frame rate.
getVirtualPixelClkFreq	Returns the Pixel Clock frequency computed from the camera frame rate and the image resolution.
getVideoTiming	Returns the frame timing information.
getCSIBlankingPeriod	Returns the blanking periods value in number of PPI Tx Byte clock cycles.
getCSIBlankingTiming	Returns the blanking periods value in microseconds.

TABLE 7 CSI Class Method

Method	Description
defineFPSPaddingType	Defines the type of padding for FPS.
CSI Video Packet Configuration	
setSensorMode	Defines the mode of image capture (RGB, YUV, RAW or Colorbar)
getSensorMode	Returns the mode of capture defined with setSensorMode.
enable24MSensor	Enable the 24 Mega Pixel mode
enable50MSensor	Enable up to 50 Mega Pixel camera
enable108MSensor	Enable 108 Mega Pixel camera
enable200MSensor	Enable 200 Mega Pixel camera
setInputFile	Defines the format and resolution of the video/ image input file.
setColorbar	Defines the colorbar parameters.
swapByteInputFile	Swap the byte when parsing input File with 16-bit format.
getColorbarParam	Returns the colorbar parameters.
useLineSyncPacket	Enables/disables the insertion of the Line Start/ Line End CSI packets during transmission.
setVideoJitter	Defines the maximum horizontal jitter and the maximum vertical jitter values.
setPixelPacking	Defines the number of splits for the CSI pixel packets.
getPixelPacking	Gets the current number of splits for the CSI pixel packets.
getVideoMode	Returns the video information.
setDefaultVC	Defines the default Virtual Channel Identifier.
setErrorInjector	Injects header error or/and payload error on the CSI packets
Video/Image File Transformation	

TABLE 7 CSI Class Method

Method	Description
setImageZoom	Defines the zoom to apply onto the original image file.
setImageRegion	Defines the region of the image to send.
getImageRegion	Gets the current region of the image to be sent.
defineJpegUserDataType	Defines the JPEG user-defined data type.
setTransform	Modifies the transmitted image format from the video input source file
setImageRotate	Defines the rotation degree for the image.
setImageFlip	Enables or disables the Horizontal and Vertical flips.
Video Stream Control	
buildImage	Builds in the frame buffer the next pixel frame to send.
sendImage	Sends the whole content of the frame buffer.
sendImage_DataIntlv	Sends the whole content of two frame buffer with data interleaver mode
sendImage_VCIntlv	Sends the whole content of two frame buffer with Virtual Chanel interleaver mode.
enable_Interleave_Overlap	Enable the overlap feature when several frame are interleaved
enable4CHSupport	Enables the Interleaving on 4 channels.
sendLine	Sends one line of the frame in the buffer to the CSI interface.
sendEmbedLine	Send an embedded line at the start/end of the frame.
useEmbedLines	Enable the use of embedded lines. Set this API to true for using the sendEmbedLines.
getCSIStatus	Returns the status of the line/frame transmission in progress.

TABLE 7 CSI Class Method

Method	Description
displayCSIStatus	Prints the status of the line/frame sending.
registerCSIStatusCB	User call back used when the CSI status is updated
getFrameNumber	Indicates the number of frame sent.
getLineInFrame	Indicates the number of lines sent in the current frame.
flushCSIPacket	Flushes all the FIFOs on the transactor BFM.
Generic CSI Packet Control	
sendShortPacket	Sends a CSI short packet.
sendLongPacket	Sends a CSI long packet.
sendRawDataPacket	Sends a RAW data packet without hardware CRC and ECC computed.
getPacketStatistics	Returns the number of short and long packets effectively transmitted.
CSI Packet Monitoring	
openMonitor_CSI	Opens the log file, and starts logging CSI packet information to the log file.
closeMonitor_CSI	Stops logging and closes the log file.
stopMonitor_CSI	Stops logging.
restartMonitor_CSI	Restarts logging of CSI packet information to the current log file.
CCI Register Management	
CCI Interface Management	
enableCCIInterface	Enable or disable the CCI interface
is_CCIInterfaceEnable	Returns the status of the CCI interface
CCI Register Addressing Config	uration
setCCISlaveAddress	Defines the CCI slave address.

TABLE 7 CSI Class Method

Method	Description
getCCISlaveAddress	Returns the CCI slave address.
setCCIAddressMode	Defines the CCI sub-address mode (8 bits or 16 bits).
getCCIAddressMode	Returns the CCI sub-address mode.
CCI Register Control	
setCCIRegister	Initializes one or several CCI registers.
setAllCCIRegister	Initializes all CCI registers.
updateCCIRegister	Updates the content of one or several CCI registers.
getCCIRegister	Returns the value of one or several CCI registers.
getAllCCIRegister	Returns the value of all CCI registers.
displayCCIRegister	Displays the value of one or several CCI registers.
CCI Access Monitoring	
openMonitor_CCI	Opens the CCI log file, and starts logging CCI Read and Write accesses information to the CCI log file.
stopMonitor_CCI	Stops CCI access logging.
closeMonitor_CCI	Stops CCI access logging and closes the log file.
restartMonitor_CCI	Restarts logging of CCI read/write information to the current CCI log file.
Write/Modify Auto Signalization	Management
enableCCIAddr	Activates/disables the Write/Modify auto signalization feature for one CCI register.
enableCCIAddrRange	Activates/disables the Write/Modify auto signalization feature for a range of CCI registers.
registerCCI_CB_Addr	Registers a callback function that is called by the transactor when the API detects a CCI Write/Modify event on one specific CCI register.

TABLE 7 CSI Class Method

Madhad Baratas	
Method	Description
registerCCI_CB_AddrRange	Registers a callback function that is called by the transactor when the API detects a CCI Write/Modify event on a specific range of CCI registers.
unRegisterCCI_CB_Addr	Unregisters the callback function for the specified CCI register.
unRegisterCCI_CB_AddrRange	Unregisters the callback function for the specified range of CCI registers.
getNumberPendingCCI	Returns the number of Write/Modify pending events.
getRegisterCCI_Status	Returns the callback and status information for the specified CCI Register.
getNextCCIRegisterModify	Returns the address and the value of the next CCI register.
Transactor's Log Settings	
setName	Sets the transactor's name which appears in messages.
getName	Returns the transactor's name defined by setName.
setDebugLevel	Sets the log message information level.
setLog	Sets the log filename or file stream.
Sequencer Control	
getCurrentCycle	Returns the current Reference Clock cycle number.
runCycle	Runs the PPI Tx HS Byte Clock during a specified number of cycles.
Transactor Watchdogs	
enableWatchdog	Allows the application to enable/disable watchdogs at any time.
setTimeout	Sets the watchdog timeout values in seconds.

TABLE 7 CSI Class Method

Method	Description
registerTimeoutCB	Registers a callback which is called at each timeout occurrence.
Service Loop	
serviceLoop	Calls the ZeBu MIPI CSI transactor's service loop.
useZeBuServiceLoop	Calls the ZeBu service loop.
registerUserCB	Registers a callback function that will be called by the transactor in replacement of the CSI service loop.
Save and Restore	
Note: The Save and Restore recommended to use DMTCP	Method has been deprecated Therefore, it is to save and restore states
save	Prepares the transactor infrastructure and internal state to be saved with the save ZeBu function.
configRestore	Restores the transactor configuration after hardware state restore.

5.2 API Types and Structures

The ZeBu MIPI CSI transactor is provided with the following set of C++ structures and enums to manage transactions to or from the design. They are described in the CSI_Struct.hh header file (included to the CSI.hh file) available in the include directory of the transactor package.

5.2.1 Structures

The following table lists the CSI class structures:

TABLE 8 CSI Class Structures

Structure	Description
CSIEventStatus	Handles statuses of the CSI packet generator controller and CCI events.
CCIStatusRegister_t	Visualizes statuses of CSI CCI callbacks and pending registers.

5.2.2 Enums

The following table lists the CSI class enums:

TABLE 9 CSI Class Enums

Enum	Description
SensorMode_t	Sensor mode definition.
Pixel_Format_t	Pixel format definition.
Pixel_File_Format_t	Pixel format file definition.
CSI_Packet_Name_t	MIPI CSI packet name.
CSI_Protocol_Version_t	CSI protocol version definition
VC_int_t	Virtual Channel ID.

5.3 Transactor Initialization

This section explains the following methods of transactor initialization:

- init() Method
- config () Method
- do resetXtor () method
- Typical Initialization Sequence

5.3.1 init() Method

The init() method initializes the transactor and connects it to the ZeBu system. It configures the transactor and checks for hardware/software compatibility if required. It also connects the API to the hardware BFM.

```
void init (Board *zebu, const char *driverName);
```

where:

- zebu is the pointer to the ZeBu board object.
- driverName is the driver instance name in the DVE file.

5.3.2 config () Method

This method is mandatory. It must be call after the init() method.

It controls the o_rstn output to the lane model and checks the version of the lane model.

```
bool config ();
```

This method returns:

- true: the external lane model is compatible with the current version of the ZeBu MIPI CSI transactor and should works properly.
- false: the external lane model is not compatible with the current version of the ZeBu MIPI CSI transactor.

5.3.3 do_resetXtor () method

This method is used to perform a SW reset for the CSI transactor. Do not call this method when line/frame is currently in progress.

```
void do_resetXtor ()
```

Once this API is called and software reset is performed. all the configurations are lost and, therefore, the testbench transactor must be configured again.

5.3.4 Typical Initialization Sequence

5.4 D-PHY/C-PHY Lane Model Control

The ZeBu MIPI CSI transactor can control the D-PHY/C-PHY lane model using the following methods:

- setTransmissionMode() Method
- getTransmissionMode() Method
- sendUPLSequence() Method
- setEnableLane() Method
- getEnableLane() Method
- setNbLane() Method
- getNbLane() Method
- getLaneModelVersion() Method
- setLaneModelPath() Method
- displayInfo() Method
- setNbCycleClkRqstToReady () Method
- setNbCycleClkRqst() Method
- writeLaneModelRegister() Method
- readLaneModelRegister() Method
- configLaneModelSynchro() Method
- enableCPHYSupport() Method
- setCSIDataWidth Method

This section also provides an *Example* of these methods.

5.4.1 setTransmissionMode() Method

Defines the type of D-PHY/C-PHY transmission mode.

void setTransmissionMode (bool LP);

where, ${\tt LP}$ can take one of the following values:

■ true: Low Power transmission is enabled

false: High-Speed transmission is enabled

5.4.2 getTransmissionMode() Method

Gets the type of D-PHY/C-PHY transmission mode.

```
bool getTransmissionMode ();
```

The method returns true if Low Power transmission is enabled, false if High-Speed transmission is enabled.

5.4.3 sendUPLSequence() Method

Generated an Ultra Low Power sequence.

```
void sendULPSequence (float Delay_us) ;
```

where Delay us is the delay of the Ultra Low power sequence in μs .

5.4.4 setEnableLane() Method

Defines the number of lanes to use to transmit CSI packets.

```
bool setEnableLane(unsigned int nb_lanes);
```

where, nb_lanes is the number of lanes to use.

The method returns true upon success, false otherwise.

5.4.5 getEnableLane() Method

Gets the current number of lanes transmitting the CSI packets.

```
unsigned int getEnableLane () ;
```

5.4.6 setNbLane() Method

Activates the D-PHY/C-PHY lane model and configures the appropriate number of Tx lanes.

```
bool setNbLane (unsigned int nb_lanes);
```

where, nb lanes is the number of lanes for the lane model.

The method returns true upon success, false otherwise.

5.4.7 getNbLane() Method

Obtains the number of lanes activated on the D-PHY/C-PHY lane model.

```
unsigned int getNbLane ();
```

5.4.8 getLaneModelVersion() Method

Returns the following D-PHY/C-PHY lane model information:

- number of Tx data lanes (nb TxLanes) on the transactor side
- number of Rx data lanes (nb_RxLanes) on the DUT side
- lane model type (LaneModel Type; for example "PPI")
- D-PHY lane model version (LaneModel version).

This method returns true upon success, false otherwise.

5.4.9 setLaneModelPath() Method

This method is mandatory. It enables you to specify the hierarchical path of the lane model.

```
void setLaneModelPath(const char *)
```

5.4.10 displayInfo() Method

Displays the D-PHY/C-PHY lane information of the last access.

```
void displayInfo ();
```

This method displays:

- the type of transmission (high-speed or low-power)
- the number of lanes requested by the CSI transactor
- the number of lanes set to Ready by the lane model
- the number of cycles to wait before getting TxReady from the lane model, nb cycles, in the figure below:

```
O_TxRequestHS0 nb cycles

I_TxReadyHS_Lane0
```

Example of display result of the method:

5.4.11 setNbCycleClkRqstToReady () Method

Defines the number of clock cycles between the TxRequest_Data and TxReady from the lane model, as shown below:



```
bool setNbCycleClkRqstToReady (unsigned int Nb_cycles_HS , unsigned int
Nb_cycles_LP );
where :
   *Nb_cycles_HS the number of cycle for High speed
   *Nb_cycles_LP the number of cycle for Low Power
```

5.4.12 setNbCycleClkRqst() Method

Defines the number of PPI Tx Byte/Word Clock cycles between TxRequest_Data and TxRequest Clk as shown in the following figure:

```
TxRequest_Clk

nb_cycles

TxRequest_Data
```

This method has two prototypes:

■ The first one simply sets the number (nb_cycles) of PPI Tx Byte Clock cycles between TxRequest Data and TxRequest Clk:

```
bool setNbCycleClkRqst (unsigned int nb_cycles);
```

■ The second one allows a more specific definition of PPI Tx Byte Clock number of cycles:

where:

- □ nb_front_cycle is the number of PPI Tx Byte Clock cycles between the rising edge of TxRequest Clk and the rising edge of TxRequest Data.
- nb_back_cycle is the number of PPI Tx Byte Clock cycles between the falling edge of TxRequest Data and the falling edge of TxRequest Clk.
- If both arguments are set to 0, the TxRequest Clk signal will be stuck to 1.

5.4.13 writeLaneModelRegister() Method

Writes the internal timing register of the lane model.

```
bool writeLaneModelRegister (uint8 t address, uint8 t data);
```

where:

- address is the address of the register. A valid address is 0 to 62.
- data is the data byte to write.

5.4.14 readLaneModelRegister() Method

Reads the internal timing register of the lane model.

```
uint8_t readLaneModelRegister (uint8_t address);
```

where, address is the address of the register. A valid address is 0 to 62.

5.4.15 configLaneModelSynchro() Method

Configures the synchronization signal on the output of the lane model.

```
bool configLaneModelSynchro (bool early_sync);
```

where, early_sync sets the synchronization signal mode:

■ early_sync = 0 for RxSyncHS synchronous to the first data byte (default value)

■ early_sync = 1 for RxSyncHS one clock ahead of the first data byte.

5.4.16 enable CPHYSupport() Method

Enables the CPHY interface:

```
void enableCPHYSupport();
```

5.4.17 setCSIDataWidth Method

Set the data width of the CSI data bus.

```
void setCSIDataWidth ( uint32_t DataWidth) ;
```

where DataWidth can be set at 8,16 or 32 bits.

5.4.18 Example

```
//-- Activates D-PHY 4lane interface
u_CSI-> setNbLane (4);

//-- Sets the number of lanes to use to transmit Data
u_CSI->setEnableLane(2);
cout << "Transmit data on" <<u_CSI->getEnableLane() << " lanes" << endl;</pre>
```

5.5 CSI Video Packet Management

This section explains the following topics of the CSI video packet management:

- CSI Video Timing and Clock Management
- CSI Video Packet Configuration
- Video/Image File Transformation
- Video Stream Control
- Generic CSI Packet Control
- CSI Packets Logging

5.5.1 CSI Video Timing and Clock Management

"Timing" stands for the combination of parameters that ensure a good transmission of the video frame to the DUT.

The ZeBu MIPI CSI transactor's API enables you to define the reference clock, the expected camera frame rate and the synchronization profile that define the emission's frame rate of the CSI transactor.

The expected camera frame rate depends on the image resolution and the lane model's PPI Tx Clock Byte, defined by the Reference Clock and the CSI Clock Divider:

$$PPI\ Tx\ Byte\ Clock = \frac{Reference\ Clock\ value}{CSI\ Clock\ divider\ value}$$

If you use the Low Power transmission (escape mode), the frame rate depends on the PPI Escape Clock as shown in the following formula:

$$PPI \; Escape \; Clock = \frac{Reference \; Clock \; value}{(CSI \; clock \; divider \; value + CSI \; Low \; Power \; divider)}$$

The following figure shows the CSI clock divider in the transactor architecture:





FIGURE 20. CSI Clock Divider in Transactor Architecture

In order to obtain the requested frame rate, the transactor automatically computes and adds the necessary timing. To obtain the requested frame rate, the transactor can add the following types of padding:

- Horizontal and Vertical Front/Back Porch CSI blanking packets on each line of the video frame.
- A Free-Running clock without CSI packet on each line of the video frame.
- An Ultra Low-Power sequence at the end of each line of the video frame.

However, if the expected camera frame rate cannot be reached because of the value of the above parameters and/or because of the image resolution value, a warning message is issued. This message is updated after each build of an image.

The following figure represents a frame timing synchronization for an active video frame.



Caption		
Height:	number of lines in one frame.	
Width:	number of pixels in one line.	
HFP:	(Horizontal Front Porch) number of blanking pixels between the edge of the screen and the Line Start CSI packet.	
НВР:	(Horizontal Back Porch) number of blanking pixels between the Line End CSI packet and the edge of the screen. The number of HBP blanking pixels is computed by the API to apply the required frame rate.	
VFP:	(Vertical Front Porch) number of blanking lines between the edge of the screen and the Frame Start CSI packet.	
Line Start/End:	optional CSI packets (is disabled with the useLineSyncPacket() method).	

FIGURE 21. Synchronization Profile Example

This section describes the following methods for the CSI video timing and clock management:

- setCSIClkDivider() Method
- defineRefClkFreq() Method
- getPPIClkByte_Freq () Method

- setCSIClkLowPowerDivider() Method
- getCSIClkLowPowerDivider() Method
- getLowPowerTxClkEsc_Freq() Method
- setFrameRate() Method
- getEstimatedFrameRate() Method
- defineFrontPorchSync() Method
- defineBackPorchSync() Method
- checkCSITxCharacteristics() Method
- getRealFrameRate() Method
- getPPIByteClk_MinFreq() Method
- getVirtualPixelClkFreq() Method
- getVideoTiming() Method
- getVideoTiming() Method
- getCSIBlankingPeriod() Method
- getCSIBlankingTiming() Method
- defineFPSPaddingType() Method
- Typical Initialization

5.5.1.1 setCSICIkDivider() Method

Define the internal clock divider for the HS cs clock.

```
bool setCSIClkDivider (unsigned int CSIClkDivider);
```

By default, the clock divider is set at 1.

5.5.1.2 defineRefClkFreq() Method

Defines the frequency of the transactor's reference clock.

void defineRefClkFreq (float RefClkFreq);

where RefClkFreq is the frequency value in MegaHertz.

5.5.1.3 getPPIClkByte Freq () Method

Gets the frequency of the PPI Tx Byte Clock.

The PPI Tx Byte Clock's frequency is equal to RefClkFreq/CSIClkDivider, as described in the introduction of Section 5.6.1.

float getPPIClkByte Freq ();

5.5.1.4 setCSIClkLowPowerDivider() Method

Defines the CSI low-power clock divider value to generate the escape clock (Low Power clock) for the lane model.

```
void setCSIClkLowPowerDivider (unsigned int CSIClkLowPowerDivider);
```

where CSIClkLowPowerDivider is the CSI Low Power clock divider value.

By default, the CSI <u>low-power</u> clock divider value is set to 7, which is also the minimum value allowed. The maximum value is 20.

5.5.1.5 getCSIClkLowPowerDivider() Method

Get the CSI low-power clock divider value defined with setCSIClkLowPowerDivider.

```
unsigned int getCSIClkLowPowerDivider ();
```

5.5.1.6 getLowPowerTxClkEsc Freq() Method

Gets the frequency of the Tx Escape clock (Low Power clock).

The Tx Escape Clock's frequency is equal to RefClkFreq/(CSIClkDivider+ CSIClkLowPowerDivider), as described in the introduction of Section <XREF>.

```
float getLowPowerTxClkEsc Freq() ;
```

5.5.1.7 setFrameRate() Method

Defines the camera frame rate value. Only used in controlled mode

```
void setFrameRate (float FPS);
```

where FPS is the camera frame rate value in Frames Per Second.

5.5.1.8 getEstimatedFrameRate() Method

Returns the frame rate value defined with setFrameRate. Only used in controlled mode.

```
float getEstimatedFrameRate ();
```

5.5.1.9 defineFrontPorchSync() Method

Defines the Horizontal and Vertical Video Front Porch timing.

```
void defineFrontPorchSync (Frame_pixel_t HFP, Frame_line_t
VFP);
```

where:

- HFP is the Horizontal Front Porch value in pixel unit.
- VEP is the Vertical Front Porch value in line unit.

5.5.1.10 defineBackPorchSync() Method

Defines the Horizontal and Vertical Video Back Porch timing.

```
void defineBackPorchSync (Frame_pixel_t HBP, Frame_line_t VBP);
```

where:

- HBP is the Horizontal Back Porch value in pixel unit.
- VBP is the Vertical Back Porch value in line unit.

5.5.1.11 checkCSITxCharacteristics() Method

Checks if the CSI timing setup is compatible with the expected camera frame rate, which is defined with setFrameRate, with the current image resolution.

Only used in controlled mode

```
bool checkCSITxCharacteristics () ;
```

This method returns true if the expected camera frame rate is reached, false otherwise.

5.5.1.12 getRealFrameRate() Method

Returns the real frame rate, computed by the CSI transactor for the current CSI sync and pixel packets transmission. Only used in controlled mode.

```
float getRealFrameRate ();
```

5.5.1.13 getPPIByteClk_MinFreq() Method

Returns the minimum PPI Tx Byte Clock frequency required to reach the expected camera frame rate with no Horizontal and Vertical Front/Back Porch blanking packets.

```
float getPPIByteClk_MinFreq () ;
```

To get the real frame rate close to the frame rate set by the SetFrameRate API, ensure that the frequency returned by getPPIClkByte_Freq() is higher than the frequency returned by getPPIByteClk MinFreq().

5.5.1.14 getVirtualPixelClkFreq() Method

Returns the Pixel Clock frequency computed from the camera frame rate (defined with setFrameRate) and the image resolution (defined with setInputFile).

```
float getVirtualPixelClkFreg ();
```

5.5.1.15 getVideoTiming() Method

Returns the following frame timing information (all values are in microseconds (μ s)):

- the Vertical Front Porch value (VFP)
- the time to send the whole frame (FrameTimeLength)
- the Vertical Back Porch value (VBP)
- the Horizontal Front Porch value (HFP)
- the time to send one line of the frame (LineTimeLength)
- the Horizontal Back Porch timing value (HBP)

5.5.1.16 getCSIBlankingPeriod() Method

Returns the line and frame blanking periods value in number of PPI Tx Byte clock cycles.

where:

- LineBlanking is the number of PPI Tx Byte Clock cycles in one line.
- FrameBlanking is the number of PPI Tx Byte clock cycle in the frame.

5.5.1.17 getCSIBlankingTiming() Method

Returns the line and frame blanking periods value in microseconds (μ s).

where:

- LineBlanking is the time requested to send one line.
- FrameBlanking is the time requested to send the frame.

5.5.1.18 defineFPSPaddingType() Method

Defines the type of padding to perform the FPS.

```
void defineFPSPaddingType (uint32 t paddingType) ;
```

where padding Type is the type of padding as follows:

- 0: CSI blanking packet
- 1: Free-Running clock without CSI packet
- 2: Ultra Low Power sequence

5.5.1.19 Typical Initialization

```
//-- Sets the Ref Clock Frequency --
u_CSI->defineRefClkFreq(250);

//-- defines the expected frame rate --
u_CSI->setFrameRate (50);

//--- Defines the Sync Video Profile
u_CSI>defineFrontPorchSync (10,5);//(HFP,VFP);

//--- buildimage
u_CSI->buildImage();

//--- checks the CSI timing
uint32_t LineBlanking ;
uint32_t FrameBlanking ;
```

```
float LineBlanking_timing;
float FrameBlanking_timing;
float FPV, FrameLength , BPV, FPH, LineLength, BPH;
u_CSI->getCSIBlankingPeriod (&LineBlanking, &FrameBlanking);
u_CSI-
>getCSIBlankingTiming(&LineBlanking_timing, &FrameBlanking_timing);
u_CSI->getVideoTiming (&FPV, &FrameLength, &BPV, &FPH, &LineLength, &BPH);
```

5.5.2 CSI Video Packet Configuration

Before starting to send CSI pixel packets, initialize the CSI transactor in order to define the video input file to play. Also, define the frame resolution and the pixel mapping.

This section explains the following methods for CSI video packet configuration:

- setSensorMode() Method
- getSensorMode() Method
- setInputFile() Method
- swapByteInputFile() Method
- enable24MSensor() Method
- enable50MSensor() Method
- enable108MSensor() Method
- enable200MSensor() Method
- setColorbar() Method Internal Video
- getColorbarParam() Method Internal Video
- useLineSyncPacket() Method
- setVideoJitter() Method
- setPixelPacking() Method
- getVideoMode() Method
- setDefaultVC() Method
- setErrorInjector() Method
- Typical Initialization Sequences

5.5.2.1 setSensorMode() Method

Defines the mode of capture among RGB, YUV, RAW or Colorbar.

```
void setSensorMode (SensorMode_t SensorMode);
```

where SensorMode can have one of the following values: RGB, YUV, RAW or Colorbar.

5.5.2.2 getSensorMode() Method

Returns the mode of capture defined with setSensorMode.

```
SensorMode_t getSensorMode();
```

5.5.2.3 setInputFile() Method

Defines the format and resolution settings for the video/image input file. All types of file are in progressive mode only.

The following file formats are supported:

- FILE_RGB8
- FILE_YUV422_8
- FILE YUV422 16
- FILE_RAW16
- FILE_RAW8
- FILE_RGB16

You can also specify in this method whether to loop on this video input file or not.

where:

- file path name is the video input file path and name.
- Pixel_File_Format is the format of the input file as described in the bullet list above.
- nb_lines and nb_pixels are the number of lines and the number of pixels that define the image resolution of the video input file
- loop_on_file: set it to true to loop on the beginning of the video input file when the API reaches the end of the video input file; false otherwise.

5.5.2.4 swapByteInputFile() Method

Enables you to swap the byte when parsing input file with a 16-bit format. By default, swap byte is disabled.

```
void swapByteInputFile(bool swapByteEnable );
```

where,

■ swapByteEnable: true if swap byte is enable, false if swap byte is disabled.

5.5.2.5 enable24MSensor() Method

Enables the 24 mega pixel sensor mode. (6000 pixels max X 6000 Lines max)

```
void enable24MSensor () ;
```

5.5.2.6 enable50MSensor() Method

Enables the 50 mega pixel sensor mode. (8000 pixels max X 8000 Lines max)

```
void enable50MSensor () ;
```

5.5.2.7 enable108MSensor() Method

Enables the 108 mega pixel sensor mode. (13000 pixels max X 13000 Lines max)

```
void enable108MSensor();
```

5.5.2.8 enable200MSensor() Method

Enables the 200 mega pixel sensor mode. (15000 pixels max X 15000 Lines max)

```
void enable200MSensor();
```

5.5.2.9 setColorbar() Method - Internal Video

You can generate an internal RGB video, with configurable resolution and pixel mapping, using the ZeBu MIPI CSI transactor.

The ZeBu MIPI CSI transactor Colorbar supports RGB888, RGB666, RGB565, RGB555 and RGB444 pixel mappings.

where:

- Pixel_Format can have one of the following pixel mapping values: RGB888, RGB666, RGB565, RGB555 or RGB444.
- nb_lines and nb_pixels are the number of lines and number of pixels that define the video resolution. The maximum supported resolution is 4000x4000.

5.5.2.10 getColorbarParam() Method - Internal Video

Returns the Colorbar parameters defined with SetColorbar above.

5.5.2.11 useLineSyncPacket() Method

Enables or disables the insertion of Line Start/Line End CSI packets during transmission.

```
void useLineSyncPacket (bool enable) ;
```

where enable is set to true (default value) to enable the transmission or false to disable the transmission.

5.5.2.12 setVideoJitter() Method

Defines the maximum horizontal (line) jitter value and the maximum vertical (frame) jitter value.

The horizontal jitter adds a random factor to the size of the Horizontal Front Porch and Horizontal Back Porch blanking packets.

The vertical jitter adds a random factor to the number of Vertical Front Porch and Vertical Back Porch blanking lines.

```
void setVideoJitter(uint32_t Hjitter_max, uint32_t Vjitter_max, uint32_t
seed);
```

where:

- Hjitter max is the maximum horizontal jitter value
- Vjitter max is the maximum vertical jitter value
- seed is a number that freezes the current random factor. This argument is mandatory.

5.5.2.13 setPixelPacking() Method

Defines the number of splits for the CSI pixel packets.

```
void setPixelPacking (unsigned int nb_LineSplit);
```

where nb_LineSplit can have one of the following values:

- 1: no split is performed (default value)
- 2: the CSI pixel packet is split into two parts



FIGURE 22. Pixel Packet with nb_LineSplit set to 1



FIGURE 23. Pixel Packet with nb_LineSplit Set to 2

5.5.2.14 getPixelPacking() Method

Gets the current number of splits defined with setPixelPacking for the CSI pixel packets.

```
unsigned int getPixelPacking ();
```

5.5.2.15 getVideoMode() Method

Returns the following video information:

- the number of lines of the image (nb lines)
- the number of pixels in one line (nb_pixels)
- the output format of the video (VideoFormatOut)
- the sensor mode defined with setSensorMode (SensorMode)

5.5.2.16 setDefaultVC() Method

Defines the Virtual Channel Identifier in bits 6 and 7 of the first byte of a short packet (or header long packet).

```
bool setDefaultVC (uint8_t VirtualChannelID) ;
```

where, VirtualChannelID is the value of the identifier.

The following figure illustrates the virtual channel indentifier:




FIGURE 24. Virtual Channel Identifier

For CSIv2.0, VC bits are extended from 2 to 4 bits as described in the following figure:



32-bit SHORT PACKET (SH)

FIGURE 25. For VCX Bits

Therefore, when protocol support is set to CSI_2_0, we can set the VC from 0 to 15. This ID is the default ID for all the CSI packets generated by the transactor.

However, you can occasionally use a different Virtual Channel ID with the following methods:

- sendImage() (see Section 5.6.4.2)
- sendLine() (see Section 5.6.4.3)
- sendShortPacket() (see Section 5.6.5.2)
- sendLongPacket() (see Section 5.6.5.3)

For example, <code>sendLine(1)</code> uses the Virtual Channel ID 1 even if the default Virtual Channel ID is 0.

5.5.2.17 setErrorInjector() Method

This method injected header error or/and payload error on the CSI packets.

```
void VS SO EXPORT setErrorInjector (ErrorInjector t ErrorInjector);
```

where ErrorInjector t is an enumerate type:

- StartFrameError = 1, add Start Frame Error
- EndFrameError = 2, add End Frame Error
- StartLineError = 4, add Start Line Error
- EndLineError = 8, add End Line Error
- WordCountError = 16, add Error into WordCount field
- PayloadError = 32, add Error into Payload field
- DestructiveError = 64, Header error cannot be fix with ECC
- RamdomError = 128, Error are set randomly

You can use several error types with this kind of syntax:

```
u_CSI_driver->setErrorInjector( ErrorInjector_t
(DestructiveError | EndFrameError | EndLineError) );
```

By default, the error injector method will corrupt only one bit of the packet. Therefore, you can correct this error flagged by the Host DUT using the ECC.

It's possible to have more than one bit corrupt by using the enumerate DestructiveError.

5.5.2.18 Typical Initialization Sequences

The following sequence example represents an external video input file, which is not generated by the CSI transactor colorbar:

```
//Defines the file to play, its coding format and frame resolution
u_CSI->setInputFile("my_rgb_file_to_play.rgb", RGB888, 480, 640,true);

//Defines the jitter
int seed = 123456;
u_CSI->setVideoJitter (10,10,seed);

//Defines the number of splits of a CSI pixel packet line
u_CSI->setPixelPacking (2);

//Defines the Virtual Channel ID
u_CSI->setDefaultVC (2);

//Defines the mode of capture: RGB, YUV, RAW, Colorbar
u_CSI->setSensorMode (RGB);
```

The following sequence example stands for an internal (generated by the CSI transactor colorbar) video input file. As described earlier, in this case, you cannot set the synchronization profile. You can only define the video resolution, the pixel mapping and the Virtual Channel Identifier.

```
//Defines the pixel mapping and frame resolution
u_CSI->setColorbar (RGB565, 480, 640);
//Defines the Virtual Channel Identifier
u_CSI->setDefaultVC (2);
//Defines the mode of capture
u_CSI->setSensorMode(Colorbar);
```

5.5.3 Video/Image File Transformation

The ZeBu CSI transactor handles various transformations on images sent to the video frame buffer:

Resizing (zoom in and out) to downscale HD image to a lower resolution or upscale to a higher resolution.

- Rotation (0, 90, 180 or 270°).
- Pixel mapping transformation into another pixel mapping.
- Selection of a region to send in the original pixel file.

This section explains the following methods, which are used to perform the transformations listed above:

- setImageZoom() Method
- setImageRegion() Method
- getImageRegion() Method
- defineJpegUserDataType() Method
- setTransform() Method
- setImageRotate() Method
- setImageFlip() Method
- Video File Transformation Sequence Example

5.5.3.1 setImageZoom() Method

Defines the zoom to apply onto the original image file. You can zoom in or out.

```
bool setImageZoom (double Xzoom, double Yzoom);
```

where:

- Xzoom is the value that is multiplied to the number of pixels per line of the original video file.
- Yzoom is the value that is multiplied to the number of lines per frame of the original video file.

To maintain the original image's proportionality in the zoomed image, xzoom value should be equal to yzoom value.

The following figure describes an example zoom out:




FIGURE 26. Zoom OUT Example

5.5.3.2 setImageRegion() Method

Defines the region of the image to send.

where:

- Start_Pixel specifies the first pixel of the first line of the region to define
- nb_pixels specifies the number of pixels in one line of the region to define
- Start_Line specifies the first line in the region
- nb lines specifies the number of lines in the region

The following figure illustrates a region selection:




FIGURE 27. Region Selection

5.5.3.3 getImageRegion() Method

Returns the parameters of the current region to be sent as defined in setImageRegion
method.

5.5.3.4 defineJpegUserDataType() Method

Defines the JPEG user-defined data type. Ensure that the data type is set between 0x30 and 0x37 as per the MIPI CIS-2 specifications.

```
bool defineJpegUserDataType (uint32_t JpegUserDataType);
```

5.5.3.5 setTransform() Method

Modifies the transmitted image format from the video input source file (pixel transformation).

where:

- VideoFormatIn is the video format of the input source file.
- VideoFormatOut is the video output format for the image to send.

Note

This method is mandatory even if you do not need to modify the video format of the input file. In this case, VideoFormatIn = VideoFormatOut.

The following table lists all the supported video formats:

TABLE 10 Pixel Transformations

File Format	Format In	Format Out	Format Name
Colorbar	X	RGB888	
Colorbar	X	RGB666	
Colorbar	X	RGB565	
Colorbar	X	RGB555	
Colorbar	X	RGB444	
FILE_RGB16	RGBFFF	RGB888	N/A
FILE_RGB16	RGBFFF	RGB666	N/A
FILE_RGB16	RGBFFF	RGB565	N/A
FILE_RGB16	RGBFFF	RGB555	N/A
FILE_RGB16	RGBFFF	RGB444	N/A
FILE_RGB16	RGBFFF	JPEG	N/A
FILE_RGB8	RGB888	RGB888	RGB_8_8_8
FILE_RGB8	RGB888	RGB666	RGB_8_8_6
FILE_RGB8	RGB888	RGB565	RGB_8_8_565

TABLE 10 Pixel Transformations

FILE_RGB8	RGB888	RGB555	RGB_8_8_555
FILE_RGB8	RGB888	RGB444	RGB_8_8_4
FILE_RGB8	RGB888	JPEG	RGB_8_8_JPEG
FILE_RAW16	RAW16	RAW14	RAW_16_16_14
FILE_RAW16	RAW16	RAW12	RAW_16_16_12
FILE_RAW16	RAW16	RAW10	RAW_16_16_10
FILE_RAW16	RAW16	RAW8	RAW_16_16_8
FILE_RAW16	RAW16	RAW7	RAW_16_16_7
FILE_RAW16	RAW16	RAW6	RAW_16_16_6
FILE_RAW16	RAW14	RAW14	RAW_16_14_14
FILE_RAW16	RAW14	RAW12	RAW_16_14_12
FILE_RAW16	RAW14	RAW10	RAW_16_14_10
FILE_RAW16	RAW14	RAW8	RAW_16_14_8
FILE_RAW16	RAW14	RAW7	RAW_16_14_7
FILE_RAW16	RAW14	RAW6	RAW_16_14_6
FILE_RAW16	RAW12	RAW14	RAW_16_12_14
FILE_RAW16	RAW12	RAW12	RAW_16_12_12
FILE_RAW16	RAW12	RAW10	RAW_16_12_10
FILE_RAW16	RAW12	RAW8	RAW_16_12_8
FILE_RAW16	RAW12	RAW7	RAW_16_12_7
FILE_RAW16	RAW12	RAW6	RAW_16_12_6
FILE_RAW16	RAW10	RAW14	RAW_16_10_14
FILE_RAW16	RAW10	RAW12	RAW_16_10_12
FILE_RAW16	RAW10	RAW10	RAW_16_10_10
FILE_RAW16	RAW10	RAW8	RAW_16_10_8
FILE_RAW16	RAW10	RAW7	RAW_16_10_7

TABLE 10 Pixel Transformations


FILE_RAW16	RAW16	RAW16	RAW_16_16_16
FILE_RAW16	RAW16	RAW20	RAW_16_16_20
FILE_RAW16	RAW10	RAW6	RAW_16_10_6
FILE_RAW16	RAW8	RAW14	RAW_16_8_14
FILE_RAW16	RAW8	RAW12	RAW_16_8_12
FILE_RAW16	RAW8	RAW10	RAW_16_8_10
FILE_RAW16	RAW8	RAW8	RAW_16_8_8
FILE_RAW16	RAW8	RAW7	RAW_16_8_7
FILE_RAW16	RAW8	RAW6	RAW_16_8_6
FILE_RAW8	RAW8	RAW14	RAW_8_8_14
FILE_RAW8	RAW8	RAW12	RAW_8_8_12
FILE_RAW8	RAW8	RAW10	RAW_8_8_10
FILE_RAW8	RAW8	RAW8	RAW_8_8_8
FILE_RAW8	RAW8	RAW7	RAW_8_8_7
FILE_RAW8	RAW8	RAW6	RAW_8_8_6
FILE_YUV422_8	YUV422_8	YUV420_8	YUV_8_8_420-8
FILE_YUV422_8	YUV422_8	YUV420_10	YUV_8_8_420-10
FILE_YUV422_8	YUV422_8	YUV420_8_legac y	YUV_8_8_420-8L
FILE_YUV422_8	YUV422_8	YUV422_8	YUV_8_8_422-8
FILE_YUV422_8	YUV422_8	YUV422_10	YUV_8_8_422-10
FILE_YUV422_8	YUV422_8	YUV422_8	YUV_8_8_422-8
FILE_YUV422_8	YUV422_8	JPEG	YUV_8_8_JPEG
FILE_YUV422_16	YUV422_16	YUV420_8	YUV_16_16_420-8
FILE_YUV422_16	YUV422_16	YUV420_10	YUV_16_16_420- 10
	·		

TABLE 10 Pixel Transformations

FILE_YUV422_16	YUV422_16	YUV420_8_legac y	YUV_16_16_420- 8L
FILE_YUV422_16	YUV422_16	YUV422_8	YUV_16_16_422-8
FILE_YUV422_16	YUV422_16	YUV422_10	YUV_16_16_422- 10
FILE_YUV422_16	FILE_YUV422_1 6	YUV422_8	YUV_16_16_422-8
FILE_YUV422_16	FILE_YUV422_1 6	YUV422_10	YUV_16_16_10
FILE_YUV422_16	FILE_YUV422_1 6	JPEG	YUV_16_16_JPEG

Example 1


The following figure illustrates pixel transformation using the FILE_RAW_16 file format.



In the above example, the input format is RAW14 and the output port is RAW8.

Example 2

The following figure illustrates the pixel transformation using the FILE_RAW_16 file format.



In the above example, the input format is RAW8 and the output port is RAW14.

Example 3

The following table lists the CSI data output depending on the format name used.

TABLE 11 Example of CSI Data Output

Format Name	Byte File	Mask apply to Byte File	CSI Data
RGB_8_8_8	0xFF	0xFF	0xFF
RGB_8_8_6	0xFC	0xFF	0x3F
RGB_8_8_565	0xF8	0xFF	0x1F
RGB_8_8_555	0xF8	0xFF	0x1F
RGB_8_8_4	0xF0	0xFF	0x0F
RAW_16_16_14	0xFFFC	0xFFFF	0x3FFF
RAW_16_16_12	0xFFF0	0×FFFF	0x0FFF
RAW_16_16_10	0xFFC0	0xFFFF	0x03FF
RAW_16_16_8	0xFF00	0xFFFF	0x00FF
RAW_16_16_7	0xFE00	0xFFFF	0x007F
RAW_16_16_6	0xFC00	0xFFFF	0x003F
RAW_16_14_14	0x3FFF	0x3FFF	0x3FFF

 TABLE 11
 Example of CSI Data Output

RAW_16_14_12	0x3FFC	0x3FFF	0x0FFF
RAW_16_14_10	0x3FF0	0x3FFF	0x03FF
RAW_16_14_8	0x3FC0	0x3FFF	0x00FF
RAW_16_14_7	0x3F80	0x3FFF	0x007F
RAW_16_14_6	0x3F00	0x3FFF	0x003F
RAW_16_10_14	0x03FF	0x03FF	0x3FF0
RAW_16_10_12	0x03FF	0x03FF	0x0FFC
RAW_16_10_10	0x03FF	0x03FF	0x03FF
RAW_16_10_8	0x03FF	0x03FF	0x00FF
RAW_16_10_7	0x03F8	0x03FF	0x007F
RAW_16_10_6	0x03F0	0x03FF	0x003F
RAW_16_8_14	0x00FF	0x00FF	0x3FC0
RAW_16_8_12	0x00FF	0x00FF	0x0FF0
RAW_16_8_10	0x00FF	0x00FF	0x03FC
RAW_16_8_8	0x00FF	0x00FF	0x00FF
RAW_16_8_7	0x00FF	0x00FF	0x007F
RAW_16_8_6	0x00FF	0x00FF	0x003F
RAW_8_8_14	0xFF	0xFF	0x3FC0
RAW_8_8_12	0xFF	0xFF	0x0FF0
RAW_8_8_10	0xFF	0xFF	0x03FC
RAW_8_8_8	0xFF	0xFF	0x00FF
RAW_8_8_7	0xFF	0xFF	0x007F
RAW_8_8_6	0xFF	0xFF	0x003F

5.5.3.6 setImageRotate() Method

Defines the rotation degree for the image.

```
bool setImageRotate (unsigned rotate);
```

where rotate is the rotation degree value. It can have one of the following values: 0, 90, 180 or 270.

When applying a 90° or 270° rotation, the width and height of the image are swapped.

5.5.3.7 setImageFlip() Method

Enables or disables the horizontal and vertical image flip.

```
void setImageFlip (bool HorizontalFlip, bool VerticalFlip);
```

where:

- HorizontalFlip enables (true) or disables (false) the horizontal flip.
- VerticalFlip enables (true) or disables (false) the vertical flip.

5.5.3.8 Video File Transformation Sequence Example

```
//Defines the transformation to process : RGB888 to RGB666
u_CSI->setTransform (RGB888, RGB666) ;

//Defines the zoom to apply
u_CSI->setImageZoom (1.5,1.5);

//Defines the region to send
u_CSI->setImageRegion (0, 640, 0, 480);

//Enable horizontal Flip
U_CSI-> setImageFlip (true, false);
```

```
//Defines image rotation
u_CSI->setImageRotate (180);
```

5.5.4 Video Stream Control

The following methods control the frame transaction processing.

For further details on the frame transaction process, see Chapter 7.

5.5.4.1 buildImage() Method

Builds the pixel frame to send into the frame buffer.

```
bool buildImage (uint FB num = 0);;
```

This method returns:

- true when pixel data has been put successfully in the frame buffer
- false when the frame buffer is full.

where FB num is the Frame Buffer to build.

By default, the Frame buffer number is zero

If the you want to interleave the channel, build different frame buffer (0, 1, 2, or 3).

5.5.4.2 sendImage() Method

Sends the whole content of the frame buffer to the CSI interface:

```
bool sendImage (VC_int_t VC = Default_VC);
```

where vc is the Virtual Channel ID.

If VC is not specified, the Virtual Channel ID is the Default Virtual Channel ID specified with the setDefaultVC() method.

The sendImage() method returns true upon success, false otherwise.

5.5.4.3 sendImage_VCIntly () Method

Send the next frame interleaved Virtual Channel.

Where

- VC1, is the virtual channel for buffer 1
- VC2, is the virtual channel for buffer 2
- VC3, is the virtual channel for buffer 3
- VC4, is the virtual channel for buffer 4
- NbLineStuck_Buff1, is the number of lines send of buffer 1 before switch to buffer 2 (all lines if zero)
- NbLineStuck_Buff2, is the number of lines send of buffer 2 before switch to buffer 3 (all lines if zero)
- NbLineStuck_Buff3, is the number of lines send of buffer 3 before switch to buffer 4 (all lines if zero)
- NbLineStuck_Buff4, is the number of lines send of buffer 4 before switch to buffer 1 (all lines if zero)
- RandomParam, is a random parameter to add jitter of the parameter described above
- Start_Interleaved_Process_After_NbLinesBuff0, is the parameter to set the number of lines of buffer 1 the first time of the interleave process.

- Start_Interleaved_Process_After_NbLinesBuff1, is the parameter to set the number of lines of buffer 2 the first time of the interleave process.
- Start_Interleaved_Process_After_NbLinesBuff2, is the parameter to set the number of lines of buffer 3 the first time of the interleave process.

5.5.4.4 sendImage_DataIntlv () Method

Send the next frame interleaved with same virtual channel.

Where

- VC, is the Virtual channel for buffer 1
- NbLineStuck_Buff1, is the number of lines send of buffer 1 before switch to buffer 2 (all lines if zero)
- NbLineStuck_Buff2, is the number of lines send of buffer 2 before switch to buffer 3(all lines if zero)
- NbLineStuck_Buff3, is the number of lines send of buffer 3 before switch to buffer 4(all lines if zero)
- NbLineStuck_Buff4, is the number of lines send of buffer 4 before switch to buffer 1(all lines if zero)
- RandomParam, is a random parameter to add some jitter of the parameter as described above
- Start_Interleaved_Process_After_NbLinesBuff0, is the parameter to set the number of lines of buffer 1 during the first time of the interleaving process.

- Start_Interleaved_Process_After_NbLinesBuff1, is the parameter to set the number of lines of buffer 2, during the first time of the interleaving process.
- Start_Interleaved_Process_After_NbLinesBuff2, is the parameter to set the number of lines of buffer 3, during the first time of the interleaving process.

5.5.5 enable_Interleave_Overlap () Method


Use this method along with other interleaving methods (Virtual Channel / Data Interleave).

```
void enable Interleav_overlap (uint32_t nb_frame)
```


where nb_frame is the number of frames where the overlap feature is enabled. By default, overlap is not enabled for the interleave mode.

Example:

Consider the following frame where frame2_long start after the frame1_short.



When the overlap feature is enabled, frame2_long does not wait until the end of frame1_short to start, as shown in the following figure:



5.5.5.1 sendLine() Method

Sends the next line of the current frame in the buffer to the CSI interface.

```
bool sendLine (VC_int_t VC = Default_VC);
```

where, VC is the Virtual Channel ID.

If VC is not specified, the Virtual Channel ID is the Default Virtual Channel ID specified with the setDefaultVC() method.

5.5.5.2 sendEmbedLine () Method

Sends an embedded line at the start or end of the frame. You can enable this method using the following command:

```
useEmbedLines(true)
```

The following is the sytax of the sendEmbedLine() method:

```
bool sendEmbedLine (VC_int_t VC=Default_VC, uint8_t * data = NULL,
uint32_t Nb_bytes = 0, bool insert_fs = false, bool insert_fe = false);
```

where,

■ VC specifies Virtual channel for the embedded line.

- Data specifies data for embed line. Length of the data must be equal to 1 pixel line.
- NB_bytes specifies embedded line payload in terms of bytes.
- insert_fs specifies if true, a FS packet will be inserted automatically before embedded line. It should be enabled for first line only.
- insert_fe specifies if true, a FE packet will be inserted automatically after the embedded line. It should be enabled for last line only.

Example:

Consider the following example:

```
uint32 t START EMBED LINES = 2;
uint32 t END EMBED LINES = 0;
for (int frame = 0 ; frame < nb frame ; frame ++) {</pre>
   if(START EMBED LINES > 0) {
      //--- Sends Embedded lines in the start of the image
     for (int num lines = 0; num lines < START EMBED LINES; num lines++)
{
        // Send Embedded line
        if (num lines == 0 ) while (!u CSI driver->sendEmbedLine (VCO,
data, 18, true, false)); // Send FS only for first embedded line
       else
                                  while (!u CSI driver->sendEmbedLine (VCO,
data, 18, false, false));
        line done = false;
        do {
          //-- get current status of process
          u CSI driver->getCSIStatus(&CSIStatus);
          //-- Check status --
          line done = (CSIStatus.LINE SENDING == 0);
        } while (!line done) ; //--- End Of Line Loop
```

```
}
    } else {
       // Only Sends FS with DATA= NULL
       while(!u CSI driver->sendEmbedLine(VCO, NULL, true, false)); //
Send only FS
  //----Embedded lines Ends Here ------
   //--- Send Frame per Frame ---
   while(!u CSI driver->sendImage());
   cerr << "TB: Try to send frame number " << u CSI driver-
>getFrameNumber() << endl;
   frame done = false;
   do {
     //-- get current status of process
     u CSI driver->getCSIStatus(&CSIStatus);
     //-- Check status --
     frame done = (CSIStatus.FRAME SENDING == 0);
   } while (!frame done) ; //--- End Of Frame Loop
   //---- Sends Embedded Lines after frame is done
   if(END EMBED LINES > 0) {
     for (int num lines = 0; num lines < END EMBED LINES; num lines++) {
       // Send Embedded line
       if(num lines == (END EMBED LINES -1) ) while(!u CSI driver-
>sendEmbedLine(VCO, data, 18, false, true)); // Send FE only for last
embedded line
while(!u CSI driver->sendEmbedLine(VCO, data, 18, false, false));
       line done = false;
```

```
do {
    //-- get current status of process
    u_CSI_driver->getCSIStatus(&CSIStatus);
    //-- Check status --
    line_done = (CSIStatus.LINE_SENDING == 0);

} while (!line_done) ; //--- End Of Line Loop
}
} else {
    // Only Sends FE with DATA= NULL
    while(!u_CSI_driver->sendEmbedLine(VCO, NULL, 0 , false, true));

// Send only FE
}
```

5.5.5.3 useEmbedLines () method

Enables the transmission of embedded line after FS and/or before FE.

The following is the syntax of the useEmbedLines () method:

```
void useEmbedLines ( bool enable) ;
```

where,

enable sets this value to true for enabling the embedded line sending feature.

5.5.5.4 getCSIStatus() Method

Returns the status of the line/frame transmission in progress.

```
void getCSIStatus (CSIEventStatus_t *CSIStatus);
```

where, CSIStatus is the status of the line/frame sending:

■ IDLE always appears equal to zero: it is currently not used in this transactor version.

- FRAME SENDING == 1 indicates that a frame is being sent; 0 otherwise.
- LINE SENDING == 1 indicates that a line is being sent; 0 otherwise.
- FRAME DONE == 1 indicates that a frame has been completely sent; 0 otherwise.
- LINE DONE == 1 indicates that a line has been completely sent; 0 otherwise.
- CCI_WRITE_MODIFY_PENDING == 1 indicates that a CCI Write/Modify event is pending; 0 otherwise.
- CCI_UPDATE_DONE == 1 indicates that the CCI register has been modified; 0 otherwise.
- CCI CB DONE == 1 indicates that a CCI callback has been executed
- FLUSH DONE == 1 indicates that the SW and HW part of the transactor is flush

5.5.5.5 registerCSIStatusCB () Method

Register a user Call back which wil be executed when a csi status will be updated:

```
void registerCSIStatusCB (void (*userCSIStatusCB) ( void * context ),
void* context );
```

- 1st argument it the call back method to register,
- 2nd argument is the pointer on transactor

5.5.5.6 displayCSIStatus() Method

Prints the status of the line/frame sending at the CSI transactor's and CCI registers' points of view.

```
void displayCSIStatus();
```

As compared with getCSIStatus described above, displayCSIStatus prints the content of CSIEventStatus defined in Section 5.3.1.

Hereafter is an example of successive possible statuses.

```
Example with successive statuses:
CSIStatus IDLE
     CSIStatus FRAME SENDING
                                    : 1
                                         ###
     CSIStatus LINE SENDING
     CSIStatus FRAME DONE
                                    : 0
                                         ###
     CSIStatus LINE DONE
                                    : 0
                                         ###
###
     CSIStatus CCI WRITE MODIFY PENDING: 0
                                         ###
###
      CSIStatus CCI UPDATE DONE
                                         ###
###
                                         ###
```

5.5.5.7 getFrameNumber() Method

Indicates the identification number of the frame currently sent.

```
unsigned int getFrameNumber (void);
```

5.5.5.8 getLineInFrame() Method

Indicates the identification number of the line currently sent in the frame.

```
unsigned int getLineInFrame (void);
```

5.5.5.9 flushCSIPacket() Method

This method flushes all the hardware BFM FIFOs on the transactor.

```
void flushCSIPacket();
```

5.5.6 Generic CSI Packet Control

5.5.6.1 CSI Packet Name Enums Definition

The CSI_Packet_Name_t typedef lists all the MIPI CSI Packet types managed by the API, as listed in the following table:

Note

Conversion from enum type to correct dataID is done internally by the transactor.

TABLE 12 CSI Packets enums

CSI Packet Name	CSI OpCode
P_Frame_Start	0x00
P_Frame_End	0x01
P_Line_Start	0x02
P_Line_End	0x03
P_Generic_Short_Packet_Code1	0x08
P_Generic_Short_Packet_Code2	0x09
P_Generic_Short_Packet_Code3	0x0A
P_Generic_Short_Packet_Code4	0x0B
P_Generic_Short_Packet_Code5	0x0C
P_Generic_Short_Packet_Code6	0x0D
P_Generic_Short_Packet_Code7	0x0E
P_Generic_Short_Packet_Code8	0x0F
P_Null	0x10
P_Blanking_Data	0x11
P_Embedded_8bit_non_Image_Data	0x12
P_YUV420_8bit	0x18
P_YUV420_10bit	0x19
P_Legacy_YUV420_8bit	0x1A
P_YUV420_8bit_Chroma_Shifted_Pixel_Sampling	0x1C
P_YUV420_10bit_Chroma_Shifted_Pixel_Sampling	0x1D
P_YUV422_8bit	0x1E

TABLE 12 CSI Packets enums

P_YUV422_10bit	0x1F
P_RGB444	0x20
P_RGB555	0x21
P_RGB565	0x22
P_RGB666	0x23
P_RGB888	0x24
P_RAW6	0x28
P_RAW7	0x29
P_RAW8	0x2A
P_RAW10	0x2B
P_RAW12	0x2C
P_RAW14	0x2D
P_RAW16	0x2E
P_User_Defined_8bit_Data_Type1	0x30
P_User_Defined_8bit_Data_Type2	0x31
P_User_Defined_8bit_Data_Type3	0x32
P_User_Defined_8bit_Data_Type4	0x33
P_User_Defined_8bit_Data_Type5	0x34
P_User_Defined_8bit_Data_Type6	0x35
P_User_Defined_8bit_Data_Type7	0x36
P_User_Defined_8bit_Data_Type8	0x37

5.5.6.2 sendShortPacket() Method

Sends a generic CSI short packet through the ZeBu MIPI CSI transactor.

where:

- DataID is the first byte of the CSI short packet
- Data 0 1 is the second and third bytes of the CSI short packet



FIGURE 28. CSI Short Packet Overview

This method returns true when the CSI short packet was successfully sent by the transactor, false otherwise.

You can also use this method with CSI_Packet_Name_t enum to define the DataID argument:

where:

- DataID is the one of CSI_Packet_Name_t enum item described in Section <XREF> above.
- Data 0 1 is the second and third bytes of the CSI short packet
- VC is the Virtual Channel ID. If it is not specified, the Virtual Channel ID is the Default Virtual Channel ID specified with the setDefaultVC() method described in setDefaultVC() Method.

5.5.6.3 sendLongPacket() Method

Sends a generic CSI long packet through the ZeBu CSI transactor on external video mode only.

where:

- DataID is the first byte of the CSI long packet
- WordCount is the second and third bytes of the CSI long packet
- DataByteTab is a pointer to the data that fills the data field of the CSI long packet
- VC is the Virtual Channel ID. If it is not specified, the Virtual Channel ID is the Default Virtual Channel ID specified with the setDefaultVC() method described in Section 5.6.2.13




FIGURE 29. CSI Long Packet

This method returns true when the CSI packet was successfully sent by the transactor, false otherwise.

You can also use this method with <code>CSI_Packet_Name_t</code> enum to define the <code>DataID</code> argument:

where:

- is the one of CSI_Packet_Name_t enum item described in Section <XREF> above
- WordCount is the second and third bytes of the CSI long packet
- DataByteTab is a pointer to the data that fills the data field of the CSI long packet
- VC is the Virtual Channel ID. If it is not specified, the Virtual Channel ID is the Default Virtual Channel ID specified with the setDefaultVC() method described in Section <XREF>

5.5.6.4 sendRawDataPacket() Method

Sends a RAW data packet without hardware ECC and CRC compute.

```
bool sendRawDataPacket (unsigned int nb bytes, uint8 t *DataByte);
```

where:

- nb bytes is the number of bytes to send.
- DataByte is the pointer of the data byte.



FIGURE 30. CSI Packet Transfer Representation with sendRawDataPacket() Method

5.5.6.5 getPacketStatistics() Method

Gets the total number of CSI generic packets (long + short packets) sent.

```
void getPacketStatistics (unsigned int *nb_sp,unsigned int *nb_lp);
```

where:

- nb_sp is the number of short packets that were sent.
- nb lp is the number of long packets that were sent.

5.5.6.6 Typical Sequence Example

```
//Sends short Line Start Packet (0x2) with data 0x66
u_CSI->sendShortPacket(0x2,0x66);

//Sends short Line Start Packet (P_Line_Start Enum) with data 0x66
u_CSI->sendShortPacket(P_Line_Start,0x66);
```

```
//Sends RGB444(0x20) long packet of size 0xCAFE
uint8_t * DataLongPacket = new uint8_t [65536];
for (int i = 0 ; i < 0xCAFE ; i++)
    DataLongPacket[i] = i%256 ;
u_CSI->sendLongPacket (0x20,0xCAFE, DataLongPacket) ;

//Sends RGB444 (P_RGB444 Enum) long packet of size 0xCAFE
uint8_t * DataLongPacket = new uint8_t [65536];
for (int i = 0 ; i < 0xCAFE ; i++)
    DataLongPacket[i] = i%256 ;
u_CSI->sendLongPacket (P_RGB444 ,0xCAFE, DataLongPacket) ;

//-- send 50 Raw data Packet -
for (uint32_t nb_transfer = 0; nb_transfer < 50; nb_transfer ++)
    DataLongPacket [nb_transfer] = 0x38
u_CSI_driver->sendRawDataPacket (50, DataLongPacket) ; //- Raw Data Write
```

5.5.7 CSI Packets Logging

This section describes the methods for logging the CSI packet information. See Section 8.1 for further details on CSI packet logging.

5.5.7.1 openMonitor_CSI() Method

Opens the log file, and starts logging CSI packet information to the log file.

```
bool openMonitor_CSI (char* fileName, uint32_t level = 0);
```

where:

- filename is the path to and name of the log file
- level is the information level of messages for the log file (see Section 8.1 for further details)

0 (default value): CSI Packet information is logged (short packet and header o
long packets).

- ☐ 1: level 0 information with payload information for video packets only and CRC values are logged.
- ☐ 2: level 0 information with all payload information and CRC values are logged.

This method returns true upon success; false otherwise.

5.5.7.2 closeMonitor CSI() Method

Stops logging and closes the monitor file.

```
bool closeMonitor CSI();
```

This method returns true upon success, false otherwise.

5.5.7.3 stopMonitor CSI() Method

Stops logging and flushes the log file.

```
bool stopMonitor CSI();
```

This method returns true upon success, false otherwise.

5.5.7.4 restartMonitor_CSI() Method

Restarts logging of CSI packet information to the current log file.

```
bool restartMonitor_CSI();
```

This method returns true upon success, false otherwise.

5.6 CCI Register Management

The ZeBu MIPI CSI transactor provides 65536 one-byte registers also called CCI registers, with address from 0 to 65535. Each byte is accessible on Read and Write.

This section explains the following topics:

- CCI Interface Management
- CCI Register Addressing Configuration
- CCI Register Control
- CCI Access Logging
- Write/Modify Auto Signalization Procedure

5.6.1 CCI Interface Management

You can disable or enable the CCI interface as you wish. When the CCI interface is disabled, no CCI callback registered by the user is executed.

This section explains the following methods for CCI Interface management:

- enableCCIInterface() Method
- is_CCIInterfaceEnable() Method

5.6.1.1 enableCCIInterface() Method

Enables or disables the CCI interface.

```
void enableCCIInterface (bool enable);
```

where enable activates or deactivates the CCI interface:

- true (default): the interface is enabled
- false: the interface is disabled

5.6.1.2 is CCIInterfaceEnable() Method

Returns the status of the CCI interface.

```
bool is CCIInterfaceEnable ();
```

The method returns true when the CCI interface is enabled, false otherwise.

5.6.2 CCI Register Addressing Configuration

You can configure the CCI Registers when starting the ZeBu MIPI CSI transactor. This section explains the following methods for configuring CCI register address:

- setCCISlaveAddress() Method
- getCCISlaveAddress() Method
- setCCIAddressMode() Method
- getCCIAddressMode() Method
- Typical Sequence Example

5.6.2.1 setCCISlaveAddress() Method

Defines the CCI slave address (first word of the I2C transmission) of the registers.

```
bool setCCISlaveAddress (unsigned int Slave_Address);
```

where Slave Address is the CCI slave register address.

5.6.2.2 getCCISlaveAddress() Method

Returns the CCI slave address defined with setCCISlaveAddress.

```
unsigned int getCCISlaveAddress();
```

5.6.2.3 setCCIAddressMode() Method

Defines the CCI sub-address mode: 8 bits or 16 bits.

```
bool setCCIAddressMode (unsigned int Address_Mode);
```

where Address Mode is either 8 or 16.

5.6.2.4 getCCIAddressMode() Method

Returns the CCI sub-address mode defined with setCCIAddressMode.

```
unsigned int getCCIAddressMode ();
```

5.6.2.5 Typical Sequence Example

```
unsigned int slave_addr = 0xBC;
unsigned int Address_Mode = 8 ;

//- Sets CCI Slave Address
u_CSI->setCCISlaveAddress(slave_addr);

//- Sets CCI Address Mode
u_CSI->setCCIAddressMode (Address_Mode);

cerr <<"SlaveAddress=" <<hex << u_CSI->getCCISlaveAddress() << dec << endl;
cerr <<"AddressMode =" << u_CSI->getCCIAddressMode () << endl;</pre>
```

5.6.3 CCI Register Control

Although all CCI registers are managed as an I2C slave device, the ZeBu MIPI CSI transactor can initialize all hardware registers using a shadow register bank in software.

This section explains the following methods to control CCI register:

- setCCIRegister() Method
- setAllCCIRegister() Method
- updateCCIRegister() Method
- getCCIRegister() Method
- getAllCCIRegister() Method
- displayCCIRegister() Method
- Typical Sequence Example

5.6.3.1 setCCIRegister() Method

Initializes one or several CCI registers to user-defined values.

where:

- addr is the address of the first register of the range to initialize. The address can have a values from 0 to 65535.
- nb bytes is the number of registers to initialize (maximum value is 65536).
- DataToWrite is a pointer on the data bytes to write

This method returns true upon success, false otherwise.

5.6.3.2 setAllCCIRegister() Method

Initializes completely all the 65536 CCI registers to a user-defined value.

```
bool setAllCCIRegister (uint8_t *DataToWrite);
```

where, DataToWrite is a pointer on the data bytes to write.

This method returns true upon success, false otherwise.

5.6.3.3 updateCCIRegister() Method

Updates the content of one or several CCI registers. Use this method to perform <code>getCCIRegister</code> or <code>getAllCCIRegister</code> to ensure to get the current CCI register value.

```
bool updateCCIRegister (unsigned int addr, unsigned int nb_bytes);
```

where:

- addr is the address of the first register of the range to update. The address can have a value from 0 to 65535.
- nb bytes are the number of registers to update (maximum value is 65536)

To update all CCI registers, set addr to 0 and nb bytes to 65536.

The CCI registers are up to date when the CCI_UPDATE_DONE flag is set to 1.

5.6.3.4 getCCIRegister() Method

You can use the getCCIRegister() method in the following ways:

■ Returns the value of one or several CCI registers.

where:

- □ addr is the address of the first register of the range to read. The address can have a value from 0 to 65535.
- □ nb_bytes is the number of registers to read (maximum value is 65536)
- lacktriangledown DataRead is a pointer to the data to be read

This method returns true upon success, false otherwise.

■ Returns the value of one specific register defined by its address:

```
uint8_t getCCIRegister (unsigned int addr);
```

where, addr is the address of the register.

5.6.3.5 getAllCCIRegister() Method

Reads the value of all CCI registers.

```
bool getAllCCIRegister (uint8_t *DataRead) ;
```

where, DataRead is the data buffer that contains the current values of the registers. This method returns true upon success, false otherwise.

5.6.3.6 displayCCIRegister() Method

Displays the value of one or several CCI registers.

where:

- start_addr is the address of the first register to display. The address can have a value from 0 to 65535. The address value is displayed in decimal.
- number is the number of registers to display (maximum supported value is 65536)

Code Example:

```
u_CSI-> displayCCIRegister (36,5);
```

Display Example:

```
### CCIRegister @0x0036 = 0xbe

### CCIRegister @0x0037 = 0xbb

### CCIRegister @0x0038 = 0x10

### CCIRegister @0x0039 = 0xf7

### CCIRegister @0x0040 = 0x23
```

5.6.3.7 Typical Sequence Example

```
uint8_t * CSIDataWrite = new uint8_t [65536];
for (int i = 0; i < 65536; i ++)

CSIDataWrite [i] = i%256;

//-- Initializes all CCI Registers
u_CSI-> setAllCCIRegister (CSIDataWrite);

//-- Reads CCI Registers [100 to 2000]
u_CSI->updateCCIRegister(100, 2000);

//Loops while CCI_UPDATE_DONE
do
u_CSI->getCSIStatus(&CSIStatus);
while(!CSIStatus.CCI_UPDATE_DONE);

//Gets back the value of Registers
uint8_t * CSIDataRead = new uint8_t [65536];
u_CSI->getCCIRegister(100, 2000, CSIDataRead); //-- Read Registers
```

5.6.4 CCI Access Logging

The ZeBu MIPI CSI transactor includes a CCI access logging utility that logs CCI transactions into a CCI log file. This file contains all the I2C Read and Write accesses received by the transactor.

This section explains the following methods for logging CCI access:

- openMonitor_CCI Method
- stopMonitor_CCI Method
- closeMonitor_CCI Method
- restartMonitor_CCI Method

5.6.4.1 openMonitor_CCI Method

This method opens a CCI log file, and starts logging CCI Read and Write accesses information into the log file.

```
bool openMonitor_CCI (char* fileName);
```

where, fileName is the path and name of the CCI log file.

This method returns true upon success, false otherwise.

5.6.4.2 stopMonitor_CCI Method

This method stops CCI access logging. It does not close the log file.

```
bool stopMonitor_CCI ();
```

You can resume CCI access logging using the restartMonitor_CCI method described in Section 5.7.4.4. CCI access information is added to the current log file.

5.6.4.3 closeMonitor_CCI Method

This method stops CCI access logging and closes the log file.

```
bool closeMonitor_CCI ();
```

5.6.4.4 restartMonitor_CCI Method

This method restarts CCI access information logging after it was previously stopped.

```
bool restartMonitor_CCI ();
```

When this method is used after stopMonitor_CCI, CCI access logging restarts and information is appended to the current CCI log file.

5.6.5 Write/Modify Auto Signalization Procedure

To avoid the manual pull of a register on the testbench, the ZeBu MIPI CSI transactor includes a Write/Modify auto signalization procedure.

You can activate it in the following ways that are compatible with each other using the methods described in this section:

- Designate a set of register(s) to observe by an address or an address range. If an I2C master device writes into those registers, the modification is recorded in a queue. Then the CSI event status is modified and specifies if a Write/Modify access is pending with the CCI_WRITE_MODIDY_PENDING flag.

 The getNextCCIRegisterModify() method returns the address and value of the observed register that has pending modification. You can also get the number of pending events.
- Resgister a callback function that is called by the ZeBu MIPI CSI transactor when the API detects a CCI Write/Modify access in progress at the observed CCI register(s).

In both the above cases, you can disable the Write/Modify auto signalization feature for any CCI register of your choice.

5.6.5.1 enableCCIAddr() Method

Activates the Write/Modify auto signalization feature for the defined CCI register.

```
void enableCCIAddr (unsigned int addr, bool enable);
```

where:

- addr is the address of the CCI register to observe. The address can have a value from 0 to 65535.
- enable activates (true) or disables (false) the Write/Modify auto signalization feature.

5.6.5.2 enableCCIAddrRange() Method

Activates/disables the Write/Modify auto signalization feature on a range of CCI registers.

where:

- start_addr is the address of the first register of the range to observe. The address can have a value from 0 to 65535.
- number is the number of registers for which to activate/disable the Write/Modify auto signalization feature.
- enable activates (true) or disables (false) the Write/Modify auto signalization feature.

5.6.5.3 registerCCI_CB_Addr() Method

Registers a callback function that is called by the ZeBu MIPI CSI transactor when it detects a CCI Write/Modify event on one CCI register.

where:

- addr is the address of the CCI register to observe.
- userCCI ModifyCB is the pointer to the user callback function.

5.6.5.4 registerCCI_CB_AddrRange() Method

Registers a callback function that is called by the ZeBu MIPI CSI transactor when the API detects a CCI Write/Modify event on a range of CCI registers.

where:

- start addr is the address of the first CCI register of the range to observe.
- userCCI ModifyCB is the pointer to the user callback function.

5.6.5.5 unRegisterCCI CB Addr() Method

Unregisters the callback function defined with registerCCI_CB_Addr for one CCI register.

```
| void unRegisterCCI CB Addr (unsigned int start addr);
```

where, start_addr is the address of the CCI register for which to unregister a callback function.

5.6.5.6 unRegisterCCI_CB_AddrRange() Method

Unregisters the callback function defined with registerCCI_CB_AddrRange for a specified range of CCI registers.

where:

- start_addr is the address of the first register of the range for which to unregister a callback function.
- number is the number of registers for which to unregister the callback function.

5.6.5.7 getNumberPendingCCI() Method

Returns the total number of Write/Modify pending events.

```
unsigned int getNumberPendingCCI (void) ;
```

5.6.5.8 getRegisterCCI Status() Method

Returns the callback and state information for the specified CCI Register.

```
CCIStatusRegister_t getRegisterCCI_Status (unsigned int addr );
```

where addr is the address of the CCI register for which to get information.

The following information is displayed:

- the MONITORING_ENABLE flag indicates if the CCI register is observed (1) or not (0).
- the CALLBACK_ENABLE flag indicates if a callback function is present (1) or not (0).

5.6.5.9 getNextCCIRegisterModify() Method

Returns the address and value of the next modified CCI register.

```
bool getNextCCIRegisterModify (unsigned int *addr , uint8_t *data);
```

where:

- addr is the address of the CCI register.
- data is the value of the CCI register.

This method returns true upon success, false otherwise.

Sequence Example

```
//CallBack Example
void My_funct_CB_1 (void* ptr, uint32_t *AddressRegister, uint32_t
*DataRegister) {
  cerr << "-----" << endl;
  cerr << "CALL BACK DETECTED FOR CCI Register ADDRESS 1" << endl;</pre>
```

```
CSI* u CSI = (CSI*) ptr ;
 //-- Rotate Display --
 prt->u CSI->setImageRotate(180);
 cerr << "Write detected on address " << *AddressRegister << ", value="
<< *DataRegister << endl;
 cerr << "----" << endl;
//activates write/modify auto signalization for register address 1
u CSI->enableCCIAddr (1, true);
//activate write/modify auto signalization for registers between address
10 and 29
u CSI->enableCCIAddrRange (10, 20, true);
//disables write/modify auto signalization for register 15
u CSI->enableCCIAddr (15, false);
//disables write/modify auto signalization for register between address 20
and 21
u CSI->enableCCIAddrRange (20, 2, false);
//activates write/modify auto signalization for register between address
30 and 34
u CSI->enableCCIAddrRange (35, 5, true);
//Records a CallBack for register address 1
u CSI->registerCCI_CB_Addr( 1, My_funct_CB_1 , (void*)(&u_CSI));
//Records a CallBack for registers between address 5 and 9
u CSI->registerCCI CB AddrRange (5, 5, My funct CB Common ,
(void*)(&u CSI));
```

CCI Register Management

```
//Example of main loop to display the pending data of the register
   u_CSI->getCSIStatus(&CSIStatus);
while(CSIStatus.CCI_WRITE_MODIFY_PENDING) {
   unsigned int addr=0;
   uint8_t data=0;
   u_CSI->getNextCCIRegisterModify(&addr,&data);
   u_CSI->getCSIStatus(&CSIStatus);
   cerr <<"Pending adr: " << addr << ", data: " << data << endl;
   cerr <<"Number of data pending: "<<u_CSI->getNumberPendingCCI() << endl;
}</pre>
```

5.7 Transactor's Log Settings

The following methods define the content and settings for the transactor's log file:

- setName() Method
- getName() Method
- setDebugLevel() Method
- setLog() Method
- Log File Setting Example

5.7.1 setName() Method

Sets the transactor's name shown in all log message prefixes.

```
void setName (const char *name);
```

where name is the pointer to the name string.

5.7.2 getName() Method

Returns the transactor's name shown in all message prefixes (as defined with setName).

```
const char* getName (void);
```

This method returns NULL if no name was defined.

5.7.3 setDebugLevel() Method

Sets the information level for printed log's messages.

```
void setDebugLevel (uint32_t lv1);
```

where, lvl is the information level:

- 0: no messages.
- 1: messages for user command calls from the testbench.
- 2: level 1 messages and register accesses messages.
- 3: level 2 messages and internal messages exchanged between hardware and software.

5.7.4 setLog() Method

The $\mathtt{setLog}\left(\right)$ method activates and sets parameters for the transactor's log generation.

The log contains transactor's messages, which is sent as an output into a log file. The log file is defined with a file descriptor or by a filename.

The log file is closed upon ZeBu MIPI CSI transactor object destruction.

5.7.4.1 Log File Assigned through a File Descriptor

The log file where to output messages is assigned through a file descriptor.

Parameter Name	Parameter Type	Description
stream	FILE *	Output stream (file descriptor).
stdoutDup	bool	 Output mode: true: messages are output both to the file and the standard output. false (default): messages are only output to the file.

5.7.4.2 Log File defined by a Filename:

The log file, where you output messages, is defined by its filename.

If the log file you specify already exists, it is overwritten. If it does not exist, the method creates it automatically.

bool setLog (char *fname, bool stdoutDup);

Parameter Name	Parameter Type	Description
fname	char *	Name of the log file.
stdoutDup	bool	Output mode: • true: messages are output both to the file and the standard output • false (default): messages are only output to the file.

The method returns:

- true upon success
- false if the specified log file cannot be overwritten or if the method failed in creating the file.

5.7.5 Log File Setting Example

```
u_CSI->setLog ("csi_debug.log",false) ; //- Sets CSI log file
u_CSI->setDebugLevel(1) ; //- Sets CSI log info level
```

5.8 Sequencer Control

The ZeBu MIPI CSI transactor integrates a sequencer, which improves the control over the clock to balance the drawbacks of the uncontrolled mode (see Section 5.1.1 for further details on the uncontrolled mode).

To disable or enable the MIPI CSI sequencer, use disableSequencer() and enableSequencer() methods.

When using the sequencer, two runs on the ZeBu board are strictly similar.

This section explains the following Sequencer control methods:

- getCurrentCycle() Method
- runCycle() Method

5.8.1 getCurrentCycle() Method

Returns the current Reference Clock cycle number.

unsigned long long getCurrentCycle (void) ;

5.8.2 runCycle() Method

Runs the PPI Tx HS Byte Clock during a specified number of cycles.

```
bool runCycle (unsigned int nb cycles) ;
```

where, nb_cycles is the number of cycles for which to run the PPI Tx Byte Clock.

This method returns true upon success, false otherwise.

Sequencer Control

6 Video Input File Formats

This section describes the format of the video input files containing the sequence of images, which model the sensor capture. This sensor capture is read and sent by the ZeBu MIPI CSI transactor.

All video input files are BINARY files.

A sensor image of "L x P" size is structured as shown in the following figure:

Sensor image = L x P		Pixel P										
		P1	P2	P3	P4	P5	P6	P7	P8			Pn
	L1	Val1_1	Val1_2	Val1_3	Val1_4	Val1_5	Val1_6	Val1_7	Val1_8			Val1_n
	L2	Val2_1	Val2_2	Val2_3	Val2_4	Val2_5	Val2_6	Val2_7	Val2_8			Val2_n
	L3	Val3_1	Val3_2	Val3_3	Val3_4	Val3_5	Val3_6	Val3_7	Val3_8			Val3_n
	L4	Val4_1	Val4_2	Val4_3	Val4_4	Val4_5	Val4_6	Val4_7	Val4_8			Val4_n
Line L	L5	Val5_1	Val5_2	Val5_3	Val5_4	Val5_5	Val5_6	Val5_7	Val5_8			Val5_n
	Ln-1											
	Ln	Valn_1	Valn_2	Valn_3	Valn_4	Valn_5	Valn_6	Valn_7	Valn_8			Valn_n

FIGURE 31. Sensor Image Structure

To correctly set the transactor's API parameters for the sensor image described above, consider the following rules:

- **RGB** image size must be L x P
- RAW image size must be L x P/2
- YUV image size must be L x P

This section explains the following video input file formats:

- RGB 8-bit File Format
- RGB 16-bit File Format
- RAW 8-bit File Format
- RAW 16-bit File Format
- YUV422 8-bit File Format
- YUV422 16-bit File Format

6.1 RGB 8-bit File Format

In this format, each video component is 8-bit wide. An RGB 8-bit file contains a sequence of 1-byte values for each color component, as shown in the following figure:

Byte Number in File	Byte Value
1	R1
2	G1
3	B1
4	R2
5	G2
6	B2
7	R3



FIGURE 32. RGB 8-bit File Format

6.2 RGB 16-bit File Format

In this format, each video component is 16-bit wide, LSB is considered first.

However, if the swapByteInputFile method is called, MSB is considered first.

The binary file contains a sequence of 2-byte values for each color component, as shown in the following figure:




FIGURE 33. RGB 16-bit File Format

6.3 RAW 8-bit File Format

In this format, each RAW pixel is 8-bit wide and pixel types are interlaced for each line as shown in the following figure:



FIGURE 34. RAW 8-bit Image Structure Overview

Even lines transport the red and green pixels. Odd lines transport the green and blue pixels as shown in the following figure:




FIGURE 35. Line Content in RAW 8-bit File Format

The CSI-2 specification defines the RAW8 format as shown in the following figure:

FS		М	P2	P3	P4	P5		P637	P638	P639	P640		1
\Box		P1	P2	P3	P4	P5		P637	P638	P639	P640		
		PI	P2	P3	Ž.	P5		P637	P638	P639	P640		
	표	P1	P2	P3	P4	P5		P637	P638	P639	P640	PF	
	ë,	PI	P2	P3	P4	P5		P637	P638	P639	P640	-	
	Header	ы	P2	P3	P4	P5		P637	P638	P639	P640	Footer	
		P	P2	P3	Ž	P5		P637	P638	P639	P640	F	
	Packer	P1	P2	P3	24	P5		P637	P638	P639	P640	Packer	
	a a	P	P2	P3	₫	P5		P637	P638	P639	P640	Ра	
	_	ы	P2	P3	Ž	P5		P637	P638	P639	P640		
		М	P2	P3	P4	P5	000	P637	P638	P639	P640		$ldsymbol{le}}}}}}}}$
		Σ	P2	P3	ď	P5		P637	P638	P639	P640		FE

FIGURE 36. CSI-2 Specification for RAW8 Image Format (640-pixel line=640-byte width)

Here, 1 pixel = 1 byte.

However, on the ZeBu MIPI CSI transactor's API, the RAW format is defined with *RawVideo* elements as follows:

1 RawVideo pixel
$$=$$
 a pair of RAW pixels ((R, G)or (G, B)depending on even or odd lines)

In the transactor API, the image width is defined as several *RawVideo* pixels.

Thus it is mandatory to convert the number of RAW pixels from the sensor to several *RawVideo* pixels for the CSI transactor API:

SYNOPSYS CONFIDENTIAL INFORMATION

2 RAW pixels for the sensor = 1 RawVideo pixel for the transactor API

Example:

	Width in pixels
RAW8 sensor image CSI-2 compliant	640
	Width in pixels to set in Xtor API
Image read by the Transactor CSI Transactor API	320

With these figures above, you would set the input file with the transactor API as follows:

```
// sensor array : height=480 , Width=640
u_csi_driver->setInputFile("my_raw_file", FILE_RAW8, 480, 320, true);
u_csi_driver->setImageRegion(0, 320, 0, 480);
```

6.4 RAW 16-bit File Format

In this format, each video component is 16-bit wide, LSB first. However, if the swapByteInputFile method is called, MSB is considered first.

Even lines transport the red and green pixels. Odd lines transport the green and blue pixels as shown in the following figure:




FIGURE 37. RAW 16-bit File Format

6.5 YUV422 8-bit File Format

In this format, each video component is 8-bit wide with a sequence of YUV values as shown in the following figure:



FIGURE 38. YUV 8-bit File Format

6.6 YUV422 16-bit File Format

In this format, each video component is 16-bit wide with a sequence of YUV values. Also, LSB is considered first.

However, if swapByteInputFile method is called, MSB is considered first.

7 Frame Transaction Processing

This section describes how the ZeBu MIPI CSI transactor proceeds to send a CSI frame to the D-PHY PPI bus.

The frame transaction process can start once the video configuration is achieved as described in Sections 5.6.1 to 5.6.3 (timing parameters, video configuration and video transformation). The following are the steps in the frame transaction process:

- 1. The frame buffer is filled with the image to send (*Frame Buffer Filling*).
- 2. The frame buffer content is sent (Frame Buffer Content Sending).
- 3. The CSI Event statuses are checked (Pixel Packets Sending Status).

The section also provides a *Sequence Example*, which explains the usage of SendLine and SendImage methods.

7.1 Frame Buffer Filling

The CSI transactor's API provides a double frame buffer which allows writing the first buffer, while the second is reading.

The CSI transactor's API builds the image in the frame buffer with the buildImage method. The frame is built per the pixel transformation (setTransform), the zoom (setImageZoom) and the region (setImageRegion).

You can build the frames while pixel lines are sent.

You can also modify all parameters of the video configuration set previously until the building of the image is not launched.

The buildImage() method returns true when the frame buffer contains the pixel data of the image or false if the frame buffer is full.

7.2 Frame Buffer Content Sending

When the frame buffer contains pixel data, whether it is full or just partly filled, you can send the pixel packet using one of the following methods:

- The sendImage() method sends the whole content of the frame buffer, that is, it processes all the lines of the frame in the buffer.
- The sendLine() method sends line by line the content of the frame buffer. For example, to send a 300-line image, sendLine must be called 300 times.

You can combine the use of these two methods. That is, you can start to send a frame with the <code>sendLine</code> method and then, use a <code>sendImage</code> method to complete the sending of the current frame, and vice-versa.

Both methods return true if successful, false if the frame or line is being sent.

7.3 Pixel Packets Sending Status

Once the frame buffer methods above have been acknowledged, you can check the CSI event status with the <code>getCSIStatus</code> or <code>displayCSIStatus</code> method as described in Section 5.6.4.4 or 5.6.4.5, respectively.

During this step, you can rebuild an image in the frame buffer.

Once the CSI status is checked, you can use the flushCSIPacket method to ensure that all data were sent out of the transactor.

7.4 Sequence Example

In this example, the content of the frame buffer is sent with the <code>sendLine</code> method for the first 300 lines of the image and with the <code>sendImage</code> method for the rest of the image lines.

```
//Filling Frame Buffer
u CSI->buildImage ();
//Using sendLine method
for (uint32 t line = 0; line <300; line ++) {
while(!u CSI->sendLine());
bool line done=false;
do {
     u CSI->buildImage (); // build if possible
//Checks CSI Event Status
u CSI->getCSIStatus(&CSIStatus);
     u CSI->CSIServiceLoop();
line done=(CSIStatus.LINE SENDING == 0);
} while (!line done); //--- End-Of-Line Loop
} //End Loop for
//-- flush transactor
u CSI-> >flushCSIPacket();
//Finishes the Frame with sendImage method
while(!u CSI->sendImage());
bool frame done=false;
```

```
do {
//Fills Frame Buffer if possible
u_CSI->buildImage();

//Checks CSI Event Status
u_CSI->getCSIStatus(&CSIStatus);
frame_done = (CSIStatus.FRAME_SENDING == 0);

} while (!frame_done) ; //--- End-Of-Frame Loop

//-- flush transacor
u CSI-> flushCSIPacket();
```

8 Using the Logging Tools

The ZeBu MIPI CSI transactor includes the following logging tools:

- a CSI protocol analyzer that logs CSI transactions into a CSI packets log file, described in Section 8.1.
- a CCI access analyzer that logs CCI transactions into a CCI log file, described in Section 8.2.

This section explains the following topics:

- Using the CSI Protocol Analyzer
- Using the CCI Access Logging Utility

8.1 Using the CSI Protocol Analyzer


The ZeBu MIPI CSI transactor includes a CSI protocol analyzer that dumps CSI transactions information into a CSI packets log file. This file contains all the information on CSI packets sent by the transactor.

You can find a CSI packets log file example in the transactor package at the following location: example/csi_template/log/csi_monitor_rgb888.log.

CSI Packets Log File Format and Content

The CSI packets log file is a text file with a .log extension. It starts with a header containing the filename, generation date and transactor version.

The file contains the sequence of received CSI packets associated with the timestamp, as shown in the following figure:



8.1.1 CSI Packet Logging Management

The CSI Packet Logging Managements consists of the following tasks:

- Starting the Log
- Pausing and Stopping the Log

8.1.1.1 Starting the Log

Logging CSI packets on the hardware side consists of:

- 1. Creating the log file.
- 2. Launching the CSI packet logging utility.
- 3. Dumping CSI packets information to the log file.

Use the <code>openMonitor_CSI</code> method to perform the following steps, as described in Section 5.6.6.1.

You can also log CSI packets on the software side of the transactor using the setDebugLevel method. When the information level (lvl) for this method is set to 3, CSI packet information is logged in the csi_monitor_SoftWare.mipi_csi_log log file that is automatically created. This file has the same format as the hardware log file, without the timestamp flag.

8.1.1.2 Pausing and Stopping the Log

You can pause the CSI packets logging (stopMonitor_CSI) and relaunch it (restartMonitor_CSI). When relaunching, CSI packets information is dumped into the current log file. For further details on the methods related to pausing and stopping the logs, see Sections 5.6.6.3 and 5.6.6.4.

Additionally, you can top logging and close the log file using the closeMonitor_CSI() method. For details, see Section 5.6.2.2.

To dump CSI packet information into a new log file, first close the current log using the closeMonitor_CSI() method and restart the new log with openMonitor_CSI() method.

8.2 Using the CCI Access Logging Utility

The ZeBu MIPI CSI transactor includes a CCI access logging utility that dumps CCI transaction information into a CCI log file. This file contains all the I2C Read and Write accesses received by the transactor.

This section explains the following formats:

- CCI Read/Write Log File Format
- CCI Read/Write Logging Management
- Pausing and Stopping Logging

8.2.1 CCI Read/Write Log File Format

The CCI access log file is a text file with a .log extension. It starts with a header containing the filename, generation date, and transactor version, as shown in the following figure:

```
DETECTED WRITE @3007 : 0x63

DETECTED WRITE @3008 : 0x9f

DETECTED WRITE @3009 : 0x9a

DETECTED READ @ 0 : 0xe1

DETECTED READ @ 1 : 0x88

DETECTED READ @ 2 : 0xb1

DETECTED READ @ 3 : 0x05

DETECTED READ @ 4 : 0x76

DETECTED READ @ 5 : 0xb0

DETECTED READ @ 6 : 0x45

DETECTED READ @ 7 : 0x44

DETECTED READ @ 8 : 0x92
```

8.2.2 CCI Read/Write Logging Management

Logging CCI accesses consists of the following steps:

- 1. Creating the log file.
- 2. Launching the CCI accesses logging utility.
- Dumping CCI accesses information to the log file.

Use the <code>openMonitor_CCI()</code> method to perform these 3 steps, as described in Section 5.7.4.

8.2.3 Pausing and Stopping Logging

You can pause the CSI packets logging (stopMonitor_CCI) and relaunch it (restartMonitor_CCI). When relaunching, CSI packets information is dumped into the current log file.

For further details on the methods related to pausing and stopping the logs, see Sections 5.6.6.3 and 5.6.6.4.

Additionally, you can stop logging and close the log file using the closeMonitor CCI() method. For details, see Section 5.6.6.2.

Using the CCI Access Logging Utility

To dump CSI packet information into a new log file, first close the current log using the <code>closeMonitor_CCI()</code> method and restart the new log with <code>openMonitor_CCI()</code> method.

Using the CCI Access Logging Utility

9 Watchdogs and Timeout Detection

To avoid deadlocks, the ZeBu MIPI CSI transactor includes internal watchdogs that you can configure from the application. By default, watchdogs are enabled with a timeout value of 180 seconds. When a timeout value is reached, the watchdog generates an error and the transactor exits.

The following table lists the watchdogs and timeout detection methods and are explained later in this section:

TABLE 13 Methods for Watchdogs and Timeout Detection

Method	Description
enableWatchdog	Allows the application to enable/disable watchdogs at any time.
setTimeout	Sets the watchdog timeout values in seconds.
registerTimeout CB	Registers a callback, which is called at each timeout occurrence.

9.1 Enabling/Disabling Watchdogs

The enableWatchdog() method enables or disables watchdogs at any time. void enableWatchdog (bool enable);

If no argument is specified or if enable is true, the watchdogs are enabled, otherwise they are disabled.

9.2 Setting a Timeout Value

The setTimeout() method sets the watchdog timeout values (seconds) in seconds. void setTimeout (uint32_t seconds);

If the timeout value is reached, the transactor displays an error message and returns

a logic error which is trapped by a try{} catch{} statement in the application.

9.3 Registering a Callback

To avoid error generation when a watchdog times out, the registerTimeoutCB() registers a callback which is called at each timeout occurrence.

If the deadlock is not fixed from the callback, true is returned and the transactor generates an error. If the callback returns false, a message is displayed to inform that the timeout occurred. The timer is rearmed to make sure the deadlock is fixed and that the execution of the application will resume. The functionality is disabled by registering a NULL pointer.

10 Save and Restore Support

The ZeBu Save and Restore feature enables you to stop, save, restore, and restart transactors and the associated testbenches. This provides predictable behaviors per the execution of your testbenches.

This section explains the following topics:

- Overview
- Methods for Transactor's Save and Restore Processes
- Testbench Example

10.1 Overview

The **Save** process with the CSI transactor consists of:

- Guaranteeing that the transactor clock is stopped before enabling the save process.
- Flushing the whole content of all the output message ports before saving the ZeBu state.
- Saving the ZeBu state.

Use the configRestore method to start the CSI clock after the save, as shown in the following example:

```
u_CSI_driver->save("csi_xtor_PPI.u_DUT_CSI.CSI_Ref_Clk");
board->saveHardwareState("save_dir.snr");
u_CSI_driver->configRestore("csi_xtor_PPI.u_DUT_CSI.CSI_Ref_Clk");
```

Note

Save in the middle of the frame is not supported.

The Restore process with the CSI transactor consists of:

- Restoring the ZeBu state.
- Checking that the transactor clock is really stopped.
- Providing a way to flush the input FIFOs without sending dummy data from the previous run to the DUT that might corrupt its behavior.

See Testbench Example to view the example of Save and Restore processes.

Note

The Save and configRestore APIs are now deprecated. Therefore, Save and Restore is now recommended through DMTCP checkpoint and restore.

10.2 Methods for Transactor's Save and Restore Processes

The following table lists the Save and Restore methods for the ZeBu MIPI CSI transactor:

TABLE 14 Save and Restore Methods

Method	Description
save	Prepares the transactor infrastructure and internal state to be saved with the ${\tt save}\ \mbox{ZeBu}$ function.
configRestor e	Restores the transactor configuration after hardware state restore with restore ZeBu function.

10.2.1 save () Method

Stops the transactor controlled clock and then flushes the messages from output ports. The dump functions and monitors must be stopped or disabled before calling the save methods.

```
bool save (const char *clockName);
```

where clockName is the name of the transactor's controlled clock.

This method returns:

- true if the transactor 's clock is stopped.
- false if the transactor's clock is not properly stopped at Save process. That is, glitches or random data is sent to the DUT interface.

10.2.2 configRestore() Method

Restores the transactor's configuration and initializes the transactor after restoring the hardware state of the DUT.

```
bool configRestore ( const char *clockName);
```

where clockName is the name of the transactor's controlled clock.

This method returns true if the configuration is restored successfully at the Restore process, false otherwise.

10.3 Testbench Example

The following is an example for a testbench handling a Save and Restore procedure in ZeBu:

```
// Creation of Xtor object
  Xtor inst = new Xtor();
  // Opening ZeBu in Restore mode
  printf(" Restoring Board State for Xtor XTOR\n");
  printf("**********************************/n\n");
  board = Board::restore ("hw state.snr",zebuworkdir, designFeatures);
  if (board==NULL) throw runtime error ("Could not open ZeBu Board.");
  printf(" Initializing Xtor Xtor
  // Config Xtor
  Xtor inst->init(board, "Xtor xactor 0", ....);
  printf(" Initializing Board
  // start DUT
  board->init(NULL);
  Xtor inst->configRestore("clk", ....);
```

Testbench Example

Testbench Example

11 Tutorial

This tutorial describes how to use the ZeBu MIPI CSI transactor with a DUT and how to perform emulation with ZeBu.

- 1. A SW testbench is a C++ program that:
- 2. Creates the ZeBu MIPI CSI transactor by creating a CSI object.
- 3. Configures the ZeBu MIPI CSI transactor.

Starts the data transfer.

The transactor package contains the following example tutorials for reference and ease of integration:

- csi_dsi_dphy: Displays the video file streams from the CSI transactor on the DSI GTK screen. The example is run. However, ensure that the DSI transactor is installed in ZEBU IP ROOT.
- csi_dsi_cphy: Provides recommendations on writing connections and testbench. Currently, it does not run as DSI transactor and does not support C-PHY/D-PHY interface.

You can find the files for this tutorial in the <code>example</code> directory of the transactor's package.

This section explains the following topics:

- The csi_dsi_cphy Tutorial
- The csi_dsi_dphy Tutorial
- Compilation and Emulation

11.1 The csi_dsi_cphy Tutorial

This section describes the Tutorial Files for csi_dsi_cphy and an Example for csi_dsi_cphy.

11.1.1 Tutorial Files for csi_dsi_cphy

The following is an example tutorial for csi dsi cphy:

```
|-example
`-- csi dsi cphy
   I-- src
     |-- bench
       | |-- function pkg.cc
          |-- t csi driver.hh*
     | |-- t csi util.cc
     | |-- function pkg.hh*
     | |-- t csi driver util.cc
     | |-- t csi driver.cc
      | |-- t csi i2c_master.cc
     |-- dut
      | |-- CSIcphytoDSIcphy.v
      | |-- DUT CSI CPHY PPI.v
      | |-- CSIcphytoDSIcphy bb.v
      | |-- dut i2c.v
       `-- env
          |-- csi xtor CPHY PPI.dve
          |-- csi xtor CSI CPHY PPI.v
          |-- remapping.tcl*
          |-- csi xtor CPHY PPI.utf
          |-- designFeatures legacy*
        |-- vcs cmd.csh*
```

11.1.2 Example for csi_dsi_cphy

The following is an example block diagram for csi dsi cphy.




FIGURE 39. Example for csi_dsi_cphy Overview

This tutorial demonstrates a setup similar to the <code>csi_dsi_dphy</code> example. However,

the PPI interface used in this example is compliant with CPHYv1.1.

You cannot run this example on a DSI transactor, which does not currently support CPHY interface.

For further information about the support, contact Synopsys support.

11.2 The csi_dsi_dphy Tutorial

This section describes the:

- Tutorial Files for csi_dsi_dphy
- Example for csi_dsi_dphy

11.2.1 Tutorial Files for csi dsi dphy

The following is an example tutorial for csi dsi dphy:

```
|-example
`-- csi dsi dphy
   |-- src
     I-- bench
       | |-- function pkg.cc
       | |-- t csi driver.cc
       | |-- t csi driverMP.cc
       | |-- function_pkg.hh*
      | |-- t_csi_driver.hh*
       | |-- t csi driverMP.hh*
      | |-- tb dynamic srt.cc
      |-- dut
       | |-- CSItoDSI.v
         |-- CSItoDSI bb.v
       | |-- DUT CSI PPI.v
       | |-- dut i2c.v
      |-- env
         |-- csi xtor.dve
          |-- csi xtor PPI.zpf
          |-- designFeatures uc*
          |-- csi xtor PPI.utf
          |-- designFeatures legacy*
           |-- remapping.tcl*
           |-- csi xtor PPI.v
```

```
| |-- designFeatures_sem*
| |-- vcs_cmd.csh*
| `-- gate
| |-- CSItoDSI.edf
|-- video_file
| |-- mobylette_electrique.rgb8
|-- zebu
| |-- Makefile
| |-- README
```

11.2.2 Example for csi dsi dphy

The following is an example block diagram for csi dsi dphy:




FIGURE 40. Example for csi_dsi_dphy Overview

For this tutorial, DUT files are provided in the RTL directory.

This DUT is a CSI to DSI converter that converts the data coming from the CSI RX interface of the Lane Model to DSI formats. The DSI transactor is then used to display the image on the screen. Therefore, for running this example, ensure that a DSI

The csi_dsi_dphy Tutorial

transactor is installed in the ZEBU IP ROOT.

The DUT edif files is also present in the gate folder.

The README files in the zebu directory provides steps to compile and run the example. For more information about correct GTK and configuring DSI, see **ZeBU MIPI DSI Transactor User manual**.

11.3 Compilation and Emulation

11.3.1 Setting the Environment

Make sure the following environment variables are set correctly before running the tutorial example:

- ZEBU ROOT must be set to a valid ZeBu installation.
- ZEBU_IP_ROOT must be set to the package installation directory.
- FILE_CONF must be set to your system architecture file. REMOTECMD is specified if you want to use remote synthesis and remote ZeBu jobs.

11.3.2 Compiling and Running the Tutorial Example

Compiling and running emulation is possible through the Makefile provided in the example/csi_template/zebu directory.

To compile and run the tutorial example, proceed as follows:


 From the example/csi_template/zebu directory, launch the compilation using the compil target:

\$ make compil

Launch the emulation flow using the run target per the specified video format:

<pre>\$ make run_rgb888</pre>	Sends 10 frames in RGB888 video mode.
\$ make run_raw8	Sends 10 frames in RAW8 video mode.
\$ make run_raw10	Sends 10 frames in RAW10 video mode.
\$ make run_yuv	Sends 10 frames in YUV422 8-bit video mode.
\$ make raw16	Sends 10 frame in RAW16 format as per CSIv2.0.
make run_embedded	Sends 10 frame with embedded lines.
make run_pkt	Sends packets using sendShort/SendLongPkt APIs
make run_uapi	Sends the 10 RGB frame with UAPI constructor and initialization

The following result is displayed on your terminal:



Compilation and Emulation