#### **Verification Continuum**<sup>TM</sup>

# ZeBu<sup>®</sup> Lauterbach TRACE32 JTAG Transactor User Manual

Version S-2022.06, June 2022



#### **Copyright Notice and Proprietary Information**

©2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <a href="http://www.synopsys.com/company/legal/trademarks-brands.html">http://www.synopsys.com/company/legal/trademarks-brands.html</a>.

All other product or company names may be trademarks of their respective owners.

#### **Free and Open-Source Software Licensing Notices**

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

# **Contents**

. Related Documentation	
Synopsys Statement on Inclusivity and Diversity	
1.1. Overview	
1.2. Features	
1.3. Requirements	
1.4. Limitations	15
2.1. Installing the xtor_jtag_t32_svs Transactor Package	17
2.2. Package Structure and Content	17
3.1. JTAG probe	19
3.2. SWD probe	21
3.3. AMBA probes	23
3.4. TPIU probe	24
3.5. Examples	25
5.1. JTAG probe only	
5.2. SWD probe only	
5.3. JTAG, APB and AHB probes	
5.4. JTAG and TPIU probes	
6.1. Getting transactor connected with the debugger	
6.2. TRACE32 GTL model configurations	
6.3. Other helpful configurations	
6.4. Release examples	
7.1. JTAG/SWD Remote Validator Tool	
7.1.1. JTAG Mode functionality	
7.1.2. SWD Mode functionality	
7.1.3. Issue detection	
7.1.4. JTAG count devices	
7.1.5. JTAG IR Length	
7.1.6. JTAG IDCode	
7.1.7. JTAG send TDI/TMS	
7.1.9. SWD Read IDR	
7.1.10. SWD power-up debug system	
7.1.11. SWD Detect APs	

7.1.12. FAQ	51
7.1.13. Templates	51
7.2. Transaction monitoring APIs	51
7.2.1. void PrintJTAGMsg(bool enable)	
7.2.2. void PrintFSMChanges(bool enable)	52
7.2.3. void printIRnDR(bool enable)	53
7.2.4. void printARM(bool enable)	
7.3. Turning off timeouts in TRACE32	55
7.4. Printing debug Information on TRACE32	55
7.5. Reading ROM table in Trace32	56
7.6. Waveform and debug log based analysis	57
7.7. How to identify Multiple drivers	58
7.8. Checking Slowness in APACC/DPACC	59
7.8.1. void printARM(bool enable)	59

# **List of Tables**

Related Documentation	
Probe class and supported interfaces	14
Signals List for JTAG probe	20
Signals List for JTAG probe	22
AMBA probe types	23
Signals List for TPIU probe	24
API & description	28
Switches and the commands	40
Transaction Monitoring APIs	51

# **List of Figures**

ZeBu JTAG T32 Transactor setup Overview	13
ZeBu JTAG T32 JTAG Probe Hardware Interface	20
ZeBu JTAG T32 SWD Probe Hardware Interface	22
TPIU probe driver	24
TRACE32 PowerView for ARM64/HostMCI	36
Opening Practice Script	37
Selecting Practice Script	38
Practice Script	39
Execution of practice Script	39
JTAG/SWD remote modes	47
JTAG mode functionality	48
SWD mode functionality	49
Waveform: JTAGMsg	52
Waveform: IR Register Input	<b>5</b> 3
Waveform: DR Register Input	54
Waveform: DR Register Output	54
Print debug information on TRACE32	
Read ROM table	57
Waveform Debug	57
Debug Signals	58

# **About This Manual**

This manual describes how to use the ZeBu JTAG T32 Transactor package with your design being emulated with ZeBu.

#### **Related Documentation**

The following table lists the reference document names and their availability.

**TABLE 1** Related Documentation

Document Name	Description
ZeBu Release Notes	Provides information about the ZeBu supported features and limitations.  Available in the ZeBu documentation package corresponding to your software version.
Using Transactors	Provides relevant information about the usage of the present transactor. Available in the training material.

Synopsys, Inc. Feedback

# Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

# 1 Introduction

This section explains the following topics:

- Overview
- Features
- Requirements
- Limitations

#### 1.1 Overview

ZeBu JTAG T32 transactor (xtor\_jtag\_t32\_svs) can be used to connect a SOC running in ZEBU emulator with Lauterbach TRACE32 debugger. As per below setup TRACE32 gets connected to the transactor via TCP/IP.



FIGURE 1. ZeBu JTAG T32 Transactor setup Overview

Lauterbach TRACE32 uses the 'T32 socket library' or 'libxtor\_t32\_scoket\_svs.so' to connect with the xtor\_jtag\_t32\_svs server running in the testbench. The library is part of the xtor\_jtag\_t32\_svs package and it should be pointed correctly on your TRACE32 practice script (.cmm file).

#### 1.2 Features

- xtor\_jtag\_t32\_svs is a ZEMI3 transactor
- Supports TRACE32 version above **S.2015.07**
- Dynamic connection and disconnection to the debugger at runtime
- Simulation support (Please check example README for supported configurations)
- Following AP/DP interfaces are supported
  - ☐ JTAG-DP
  - ☐ SWD-DP
  - ☐ JTAG-SWD-DP
  - APB-AP
  - □ AHB-AP
  - □ AXI-AP
- Supports tracing of AMBA Trace Bus Interface with TPIU probe interface
- Multiple probes in a single T32 session are supported.
  - ☐ Probes are categorized into four independent probe classes.
  - ☐ Any combination of Probe Classes is supported.
  - ☐ Select any one interface from the list of supported interfaces for each probe class
  - ☐ More information is available in xtor\_jtag\_t32\_svs.hh and example README

**TABLE 2** Probe class and supported interfaces

Probe Class	Supported Probe Interfaces
JTAG Class	JTAG
DAP-1 class	SWD APB AHB AXI-3 AXI-4

**TABLE 2** Probe class and supported interfaces

DAP-2 class	SWD APB AHB AXI-3
	AXI-4
TPIU class	TPIU

- Multiple debugger sessions to multiple instances of T32 transactor instances are supported
- JTAG probe features
  - ☐ Configurable TCK/CPU clock ratio
  - ☐ Configurable TRSTn optional port
  - □ Configurable SRSTn optional port
  - ☐ Configurable RTCK optional port
  - ☐ Supports sending switch sequence to move design from SWD to JTAG.

    Dormant based and non-dormant based switch sequences are supported.
- SWD probe features
  - ☐ Supports sending switch sequences to move design from JTAG to SWD.

    Dormant based and non-dormant based switch sequences are supported.
  - Supports sticky overrun behavior
- AXI probe features
  - o Supports 32/64 bus widths

### 1.3 Requirements

Transactor requires hw\_xtormm\_jtag FLEXnet license feature.

#### 1.4 Limitations

Limitations

# 2 Installation

This section explains the following topics:

- Installing the xtor\_jtag\_t32\_svs Transactor Package
- Package Structure and Content

# 2.1 Installing the xtor\_jtag\_t32\_svs Transactor Package

To install the JTAG T32 transactor package, ensure that the WRITE permissions on the IP directory and the current directory.

Download the transactor compressed shell archive (.sh) and install the package using the following command:

```
sh xtor_jtag_t32_svs.<version>.sh install [ZEBU_IP_ROOT]
```

For more information on how to install the transactor package, see ZeBu Vertical Solutions User Manual.

#### 2.2 Package Structure and Content

After xtor\_jtag\_t32\_svs transactor is successfully installed, it consists of the following items

- Shared library of the transactor (lib directory)
  - \$ZEBU\_IP\_ROOT/lib
- Header files of the transactor (include directory)
  - \$ZEBU\_IP\_ROOT/include
- Hardware module definitions
  - \$ZEBU IP ROOT/vlog
- Remote Validator tool executable
  - \$ZEBU IP ROOT/bin

Package Structure and Content

# 3 Hardware Interface

This section explains the following topics:

- JTAG probe
- SWD probe
- AMBA probes
- TPIU probe
- Examples

#### 3.1 JTAG probe

Module Name: xtor\_t32Jtag\_svs

Source File: \$ZEBU IP ROOT/vlog/vcs/xtor t32Jtag svs.v




FIGURE 2. ZeBu JTAG T32 JTAG Probe Hardware Interface

Following table lists the signals in the transactor's hardware interface:

**TABLE 3** Signals List for JTAG probe

Signal	Direction	Description
clk	Input	Clock input for the transactor
rstn	Input	Reset input for the transactor, active low
TCK	Output	JTAG Clock: Output of transactor
TDI	Output	JTAG Test Data In
TMS	Output	JTAG Test Mode Select
TDO	Input	JTAG Test Data Out
TRSTn	Output	JTAG TAP reset (active low) (Optional)
SRSTn	Input	System Reset detection (Optional)
SRSTn_oe	Output	System Reset output enable (Optional)
RTCK	Input	Optional input port to transactor to connect RTCK output of CPU (Optional)
TDOMsg	Output	Last 64 TDO bits buffered (Optional)
jtag_xtor_i nfo_port	Output	Transactor debug port

# 3.2 SWD probe

Module Name: xtor\_t32Jtag\_swd\_svs

Source File: \$ZEBU\_IP\_ROOT/vlog/vcs/ xtor\_t32jtag\_swd\_svs.v




FIGURE 3. ZeBu JTAG T32 SWD Probe Hardware Interface

TABLE 4 Signals List for JTAG probe

Direction	Description
Input	Clock input for the transactor
Input	Reset input for the transactor, active low
Output	Protocol clock generated by transactor
Output	SWD data out from transactor.
Output	Indicates whether TMS generated by transactor is valid
Input	SWD data in to transactor. Used when TMS_OE is LOW
	Input Input Output Output Output

**TABLE 4** Signals List for JTAG probe

Debug_m ode	Output	Indicates whether XTOR is in JTAG(0) or SWD(1) mode
TRSTn	Output	JTAG TAP reset (Optional, valid for JTAG mode)
SRSTn	Output	System Reset detection (Optional, valid for JTAG mode)
TDI	Output	JTAG Test Data In (Optional, valid for JTAG mode)
RTCK	Input	Optional input port to transactor to connect RTCK output of CPU (Optional, valid for JTAG mode)
TDOMsg	Output	Last 64 TDO bits buffered (Optional, valid for JTAG mode)
swd_xtor _info_por t	Output	Transactor debug port

# 3.3 AMBA probes

AMBA probes have the standard AMBA port interfaces and notations derived from ZEMI3 AMBA transactors.

**TABLE 5** AMBA probe types

Intf	T32 module name	AMBA xtor module name
APB	xtor_t32apb_master_svs	xtor_apb_master_svs
AHB	xtor_t32ahb_master_svs	xtor_ahb_master_svs
AXI3	xtor_t32amba_master_axi3_svs	xtor_amba_master_axi3_svs
AXI4	xtor_t32amba_master_axi4_svs	xtor_amba_master_axi4_svs

# 3.4 TPIU probe

Module name: t32Tpiu\_dpi\_driver

Source file: \$ZEBU\_IP\_ROOT/vlog/vcs/t32Tpiu\_dpi\_driver.v




FIGURE 4. TPIU probe driver

 TABLE 6
 Signals List for TPIU probe

Pin	Туре	Description
RESET	input	Active high reset
TRACECLK	input	Trace port clock provided by DUT
TRACEDATA[31:0]	input	Trace port data provided by DUT
TRACECTL	input	Trace port data valid provided by DUT

Synopsys, Inc.

#### 3.5 Examples

There are separate hardware top files for different use models of probes present in the area \$ZEBU\_IP\_ROOT/xtor\_jtag\_t32\_svs/example/TapDap/src/env/

Please check any of below files for reference.

- xtor\_ahb\_top.v
- xtor\_ahb\_vcs\_top.v
- xtor\_apb\_top.v
- xtor apb vcs top.v
- xtor\_axi3\_64\_top.v
- xtor\_axi3\_64\_vcs\_top.v
- xtor\_axi4\_64\_top.v
- xtor\_axi4\_64\_vcs\_top.v
- xtor\_jtag\_a72\_vcs\_top.v
- xtor\_jtag\_apb\_ahb\_top.v
- xtor\_jtag\_apb\_apb\_top.v
- xtor\_jtag\_apb\_axi3\_64\_top.v
- xtor\_jtag\_apb\_top.v
- xtor\_jtag\_axi3\_32\_top.v
- xtor\_jtag\_axi3\_64\_top.v
- xtor\_jtag\_axi4\_64\_top.v
- xtor\_jtag\_rtl\_clk\_top.v
- xtor\_jtag\_srst\_top.v
- xtor\_jtag\_srst\_vcs\_top.v
- xtor\_jtag\_swd\_ahb\_top.v
- xtor\_jtag\_top.v
- xtor\_jtag\_tpiu.v
- xtor\_jtag\_vcs\_top.v
- xtor\_swd\_a72\_vcs\_top.v
- xtor\_swd\_top.v

# 4 Software Interface

The ZeBu JTAG T32 transactor provides C++ APIs, which are included in the header file located in the \$ZEBU\_IP\_ROOT/include/xtor\_jtag\_t32\_svs.hh directory. Following table lists the APIs for the JTAG T32 transactor.

```
All APIs/Structs/Enums are part of the namespace ZEBU IP::XTOR JTAG T32 SVS
```

The enum probe\_t and struct t32\_probes are used to define the probe types used.

```
enum probe t
   T32 SWD,
   T32 APB,
   T32 AHB,
   T32 AXI3,
   T32 AXI4
};
struct t32 probes
   char* probe JTAG path = NULL;
   uint16 t    probe JTAG port = 20010;
   char*
             probe DAP1 path = NULL;
             probe DAP1 port = 20011;
   uint16 t
   probe t
             probe DAP1 type = T32 SWD;
   char* probe DAP2 path = NULL;
   uint16 t    probe DAP2 port = 20012;
```

```
probe_t probe_DAP2_type = T32_APB;

char* probe_TPIU_path = NULL;
  uint16_t probe_TPIU_port = 20014;
};

struct Tap_struct_cb
{
  uint64_t tdi_cb, tms_cb, tdo_cb, cyle_cb
};
```

#### **TABLE 7** API & description

API	Description			
Constructors				
xtor_jtag_t32_svs(svt_c_runtime_cfg * runtime, t32_probes probes)	Creates xtor_jtag_t32_svs transactor instance, arguments probe structure and runtime object. Returns an instance of transactor.			
static xtor_jtag_t32_svs* getInstance(svt_c_runtime_cfg* runtime, t32_probes probes)	Gets the xtor_jtag_t32_svs transactor instance, arguments probe structure and runtime object.			
~xtor_jtag_t32_svs()	Destructor. Closes any TCP connection and servers, clear memory			
Server APIs				
void useLocalHostOnly(void)	It only use localhost IP for connection			
bool runUntilReset ()	Wait for transactor to come out of reset (A blocking call)			
bool startServer()	Starts the TCP servers based on the probe types provided			
bool isConnected (void)	Provide the Connection status			

**TABLE 7** API & description

bool close()	Closes the TCP servers
void setDebugLevel(DebugVerbosity_t lvl)	Set debug level of transactor and internal probes Use level as- DEBUG_NONE (means level 0), DEBUG_LOW (means level 1), DEBUG_MEDIUM (means level 2), DEBUG_HIGH (means level 3), DEBUG_FULL (means level 4)
TPIU probe APIs	
void enableTPIUTrace(uint32_t)	Enable tracing of TPIU data
void setTPIULog(File*,uint32)	Update TPIU log output
void setTPIURawLog(File*,uint32)	Update TPIU raw log output
Bool configTPIU(uint32_t)	Update TPIU data width
Transaction Monitoring APIs	
void printJTAGMsg(bool)	Enable printing every TMS, TDI, TDO messages
void printFSMChanges(bool)	Enable tracing of JTAG FSM state changes
void printIRnDR(bool)	Prints IR and DR register changes
void printARM(bool)	Decodes IR and DR registers as per ARM architecture *Experimental feature
Callbacks	
<pre>void registerT32CB(void(*t32_CB)(void* xtor,ZEBU_IP::Tap_struct_cb t32_cb_data),void* context=NULL);</pre>	Register callback to trigger whenever a JTAG message is sent to HW. TDI,TMS,TDO and Cycles are provided back
UAPI Constructor approach	

#### **TABLE 7** API & description

<pre>xtor_jtag_t32_svs(const char * xtorTypeName, const char * driverName, svt_c_runtime_cfg * runtime, XtorScheduler * sched, bool isDPI = true);</pre>	UAPI constructor aligned to other Xtors
Static Xtor* getUAPIInstance(const char * xtorTypeName, const char * driverName, svt_c_runtime_cfg * runtime, XtorScheduler * sched, bool isDPI = true);	UAPI get method
Static void Register (const char* xtorTypeName)	Register call to register Xtor type
Void initUAPII(t32_probes probes)	Init call to provide probe structure

The ZeBu T32 transactor provides following transactor libraries

- libxtor\_jtag\_t32\_svs.so Transactor library for xtor\_jtag\_t32\_svs server
- libxtor\_t32\_socket\_svs.so Library which is used by the debugger to connect with ZeBu

# 5 Testbench Examples

Following are few commonly used testbench configurations. Please find more testbench configurations in example/TapDap/src/bench/server/

#### 5.1 JTAG probe only

```
ZEBU_IP::XTOR_JTAG_T32_SVS::t32_probes probes;
ZEBU_IP::XTOR_JTAG_T32_SVS::xtor_jtag_t32_svs* t32_server;
probes.probe_JTAG_path = "xtor_jtag_top.jtag";
probes.probe_JTAG_port = 20010;

t32_server =
ZEBU_IP::XTOR_JTAG_T32_SVS::xtor_jtag_t32_svs::getInstance(runtime, probes);
t32_server ->setDebugLevel(DEBUG_LOW );
t32_server ->runUntilReset ();
t32_server->startServer();
```

#### 5.2 SWD probe only

```
ZEBU_IP::XTOR_JTAG_T32_SVS::t32_probes probes;
ZEBU_IP::XTOR_JTAG_T32_SVS::xtor_jtag_t32_svs* t32_server;
probes.probe_DAP1_path = "xtor_swd_top.swd0";
probes.probe_DAP1_port = 20011;
probes.probe_DAP1_type =
ZEBU_IP::XTOR_JTAG_T32_SVS::T32_SWD;

t32_server =
ZEBU_IP::XTOR_JTAG_T32_SVS::xtor_jtag_t32_svs::getInstance(runtime, probes);
```

```
t32_server ->setDebugLevel(DEBUG_LOW);
t32_server ->runUntilReset();
t32_server->startServer();
```

#### 5.3 JTAG, APB and AHB probes

```
ZEBU IP::XTOR JTAG T32 SVS::t32 probes probes;
   ZEBU IP::XTOR JTAG T32 SVS::xtor jtag t32 svs* t32 server;
   probes.probe JTAG path = "xtor jtag apb ahb top.jtag";
   probes.probe_JTAG port = 20010;
   probes.probe DAP1 path =
"xtor jtag_apb_ahb_top.apb_master_U0";
   probes.probe DAP1 port = 20011;
   probes.probe DAP1 type =
ZEBU IP::XTOR JTAG T32 SVS::T32 APB;
   probes.probe DAP2 path =
"xtor jtag apb ahb top.ahb master U0";
   probes.probe DAP2 port = 20012;
   probes.probe DAP2 type =
ZEBU IP::XTOR JTAG T32 SVS::T32 AHB;
   t32 server =
ZEBU IP::XTOR JTAG T32 SVS::xtor jtag t32 svs::getInstance(runtime
, probes);
   t32 server ->setDebugLevel(DEBUG LOW);
   t32 server ->runUntilReset();
   t32 server->startServer();
```

### 5.4 JTAG and TPIU probes

```
ZEBU IP::XTOR JTAG T32 SVS::t32 probes probes;
    ZEBU IP::XTOR JTAG T32 SVS::xtor jtag t32 svs* t32 server;
   FILE* fd = fopen("tpiu trace.log","w");
   probes.probe JTAG path = "xtor jtag tpiu top.jtag";
   probes.probe JTAG port = 20010;
   probes.probe TPIU path = "xtor jtag tpiu top.u tpiu";
   probes.probe TPIU port = 20013;
    t32 server =
ZEBU IP::XTOR JTAG T32 SVS::xtor jtag t32 svs::getInstance(runtime
,probes);
    //TPIU settings
    t32 server->enableTPIUTrace(1);
    t32 server->setTPIULog(fd, 2);
   t32 server->configTPIU(32);
   // Start both servers
    t32 server ->setDebugLevel(DEBUG LOW);
    t32 server ->runUntilReset();
   t32 server->startServer();
```

JTAG and TPIU probes

# 6 Tutorial

Following section describes connecting the transactor with Lauterbach Trace32 debugger.

# 6.1 Getting transactor connected with the debugger

1. Integrate the transactor with your design and bring up emulation.

Note

If you wish to try transactor example, use below commands

```
% cd $ZEBU IP ROOT/xtor jtag t32 svs/example/TapDap/zebu
```

% make compile ZEBU=1 CONFIG=10 JTAG

% make run\_t32\_server ZEBU=1 CONFIG=10\_JTAG

Note

If you wish to try the example in simulation, use below command

```
% make run t32 server SIMULATOR=1 CONFIG=10 JTAG
```

You should be able to see below messages once the transactor starts TCP server.

VJTAG [INFO]: JTAGXTOR Daemon waiting for connection of client socket port: 20010

2. Launch Trace32 debugger

Please update your PATH variable with T32 installation directory as below setenv PATH <Trace32\_Installation>/bin/pc\_linux64/:\$PATH

For in house tests please reach to JTAG R&D team for latest T32 installation

Once PATH is set correctly, try below command to launch the debugger.

Note

Please note that a configuration file should be provided to the debugger command with -c option. The config file content indicates to the debugger that a virtual JTAG target is being used

% t32marm64 -c \$ZEBU\_IP\_ROOT/xtor\_jtag\_t32\_svs/example/ TapDap/src/env/config test.t32




FIGURE 5. TRACE32 PowerView for ARM64/HostMCI

3. Load and execute practice script (.cmm) you wish to execute with the debugger.

Note

First few lines of the practice script should be added with the configurations to connect with the transactor. Please refer below .cmm file.

```
-----must include below for Xtor connections-----
sys.CONFIG.DEBUGPORT GTL0
 ---configurations, please check table below for all configurations available.--
sys.gtl.modelconfig
NODE=127.0.0.1|PORT JTAG=20010|PORT DAP0=20011|PORT DAP1=20012|PORT TPIU=20013|CLK
RATIO=2"
 -----T32 socket library.----
sys.gtl.LIBname "$ZEBU_IP_ROOT/lib/libxtor_t32_socket svs.so";
    --Probe configurations. Uncomment/modify as required----
sys.gtl.JTAGPROBENAME "JTAGPROBEO" ; uncomment when using JTAG probe
SYStem.CONFIG.DAPNAME
                       "DAPO_SWDO" ; uncomment when using SWD probe
SYStem.CONFIG.AXINAME "DAP000_AXI" ; uncomment when using AXI3 as DAP-1 probe
SYStem.CONFIG.AXINAME "DAP111 AXI4"; uncomment when using AXI4 as DAP-1 probe;
SYStem.CONFIG.APBNAME "apb_DAP0"
                                   ; uncomment when using APB as DAP-0
SYStem.CONFIG.AHBNAME "ahb_DAP1"
                                   ; uncomment when using AHB as DAP-0
system.gtl.TRACENAME "TPIU"
                                   ; uncomment when using TPIU port
 ----Connect with transactor----
sys.gtl.connect
```

Refer the below screen shots of loading and running the .cmm practice script:

#### 1. File >OpenScript





FIGURE 6. Opening Practice Script

B::B::CD.PEDIT \* ~ A & <u>File Edit View Va</u> Look in: /remote/vgrndn1/jan...mple/TapDap/src/env **22** 22 25 HHL Comp... Type Date Modified ltag.ID code.cmm 2 KB cmm File 2/8/22 1:26 PM janghu 1 KB cmm File 2/8/22 1:26 PM jtag.srstn.cmm xtor\_ahb.cmm 34...es cmm File 2/8/22 1:26 PM xtor axi3 64.cmm 35...es cmm File 2/8/22 1:26 PM xtor\_axi4\_64.cmm 35...es cmm File 2/8/22 1:26 PM xtor\_jtag\_apb\_ahb.cmm 44...es cmm File 2/8/22 1:26 PM xtor\_jtag\_axi3\_64.cmm 41...es cmm File 2/8/22 1:26 PM xtor\_jtag\_swj\_dormant.cmm 37...es cmm File 2/8/22 1:26 PM xtor\_jtag\_swj.cmm 36...es cmm File 2/8/22 1:26 PM xtor jtag.cmm 34...es cmm File 2/8/22 1:26 PM xtor\_swd\_swj\_dormant.cmm 72...es cmm File 2/8/22 1:26 PM xtor\_swd\_swj.cmm 72...es cmm File 2/8/22 1:26 PM xtor\_swd.cmm 72...es cmm File 2/8/22 1:26 PM File name: jtag.ID code.cmm Open bd jtag.ID\_code.cmn Files of type: @Cancel txt jtag.srstn.cmm file /remote/vgrndn1/janghu/1666\_side/TD1/zebu\_transactor/zebu\_VirtualDev/xtor\_jtag\_t32\_svs/example/TapDap/src/env/jtag.ID\_code.c

Select the Desired Script or can take Reference from /example/TapDap/src/env

**FIGURE 7.** Selecting Practice Script

3. Click on Debug option



#### FIGURE 8. Practice Script

4. To Execute the Command line by line keep pressing on step option

```
B::wr.we.PLIST
                                                                                                · · ·
M Step
         ∰ Over 😰 Up 🕟 Continue 🐠 Stop 🗊 Enddo 👙 Skip 🙉 Macros 📝 Edit 🕕 Breakpoints
         2 sys.gtl.modelconfig "TIMEOUT=900000|CLK_RATIO=10|NODE=localhost|PORT_JTAG=20010|TRST_USED=1|CPU
         3 sys.gtl.LIBname "/remote/vginterfaces1/zebu ip/ZebuIpRoot ZS2020.06/lib/t32 Jtag ZeBu Socket.so
         4 sys.gtl.JTAGPROBENAME "JTAGPROBEO"
         5 sys.vt.timeintargettime on
                                                                                   ; configure usage of m
                                                                                                            ·US
         6 sys.vt.pauseintargettime on
                                                                                   ; configure usage of m
         7 sys.vt.hardwaretimeoutscale 100.0
                                                                                   ; configure usage of m
         9 Sys.gtl.connect
           ; Lock JTAG port and enable debug cable
        11
             JTAG. LOCK
            JTAG.PIN ENable
            ; release System Reset
            ; reset TAP Controller and move to [[[[Run-Test/ Idle[[[]]
           ; ID-code is automatically loaded to IDCODE register is available
        18 JTAG. SHIFTTMS 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
        19 JTAG.SHIFTTDI 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        20 &temp=JTAG.SHIFT()
            ; read 32 bit IDCODE register:
            move from [[[]Run-Test/ Idle[][] to "Shift-DR" state
```

FIGURE 9. Execution of practice Script

Once connection is successful you should be able to see below message from the transactor. Then TRACE32 can be used with the transactor for debugging your SOC like a real target

VJTAG [INFO]: JTAGXTOR server: got connection from 127.0.0.1

# 6.2 TRACE32 GTL model configurations

Following table contains all the switches that can be provided with the command  $\sp . gtl.modelconfig'$ . These options are used to send configurations to the transactor.

**TABLE 8** Switches and the commands

Option	Description
NODE	Indicates the IP address (or localhost in case of a local session) of the workstation running the ZeBu TRACE32 JTAG server.  Eg: NODE=127.0.0.1
PORT_JTAG	Indicates the IP port number used by the ZeBu TRACE32 JTAG server.
PORT_DAP0	Indicates the IP port number used by the ZeBu TRACE32 DAP-1 class
PORT_DAP1	Indicates the IP port number used by the ZeBu TRACE32 DAP-2 class
TRST_USED	Indicates whether the TRSTn pin of the JTAG transactor is used or not: 1:TRSTn pin is used. 0:TRSTn pin is not used
SRST_USED	Indicates whether the SRSTn pin of the JTAG transactor is used or not:  • 1: SRSTn pin is used.  • 0: SRSTn pin is not used.  Please check the SRST example configuration for SRST management.
RTCK_USED	Indicates whether the RTCK pin of the JTAG transactor is used or not:  1: RTCK pin is used.  0: RTCK pin is not used.
CLK_RATIO	Indicates minimum ratio b/w CPU CLK and TCK.
SWITCH_SEQ *Valid only for SWD probe	Specify this option when HW state needs to be changed from JTAG to SWD when using the SWD probe.
SWITCH_SEQ_TO_D ORMANT *Valid only for SWD probe	Specify this option when HW state needs to be changed from JTAG to SWD using <u>Dormant state-based</u> switch sequences <u>when using the SWD probe.</u>

**TABLE 8** Switches and the commands

SWITCH_SEQ_TO_JT AG *Valid only for JTAG probe	Specify this option when HW state needs to be changed from SWD to JTAG when using the JTAG probe.
SWITCH_SEQ_TO_JT AG_DORMANT *Valid only for JTAG probe	Specify this option when HW state needs to be changed from SWD to JTAG using <u>Dormant state-based</u> switch sequence <u>when using the JTAG probe</u> .
READ_ID *Valid only for SWD probe	Read DPIDR register just making the connection
WAIT_REPEAT_COUN T *Valid only for SWD probe	Repeat the SWD transaction for specified number of times at max if WAIT response is received.
TRACE	Increase verbosity of the debug output of TRACE32.

# 6.3 Other helpful configurations

■ When transferring more than 255 bytes from Lauterbach to external files, specify the following in the .cmm file

System.option.Mem11StatusCheck On

■ Turn off any time-outs in TRACE32

```
sys.vt.timeintargettime on
sys.vt.pauseintargettime on
sys.vt.hardwaretimeoutscale 100.0
```

# 6.4 Release examples

Please check the release example at \$ZEBU\_IP\_ROOT/ xtor\_jtag\_t32\_svs/
example/TapDap/zebu/README

Commands for emulation

Commands for simulation:\* (Only few configs enabled for simulation)

When run\_t32\_server is executed, JTAG and DAP servers will be launched based on the config selected.

Once the servers are spawned, user can try running Trace32 as below.

```
% t32marm64 -c <src/env folder>/config test.32
```

Sample .cmm files are provided in <src/env folder> which can be tried from trace32.

#### Details of different configurations

#### Following configurations are available

```
> 1 AXI3 64 JTAG: 64bit AXI3 as DAPO along with JTAG probe.
| works with ZEBU=1
  > 2 AXI4 64 JTAG: 64bit AXI4 as DAPO along with JTAG probe.
| works with ZEBU=1
  > 3 AXI3 32 JTAG: 32bit AXI4 as DAPO along with JTAG probe.
| works with ZEBU=1
                                        | RTL Clock
  > 4 AXI3 64 : 64bit AXI3 as DAPO without JTAG probe.
| works with ZEBU=1, SIMULATOR=1
  > 5 AXI4 64 : 64bit AXI4 as DAPO without JTAG probe.
| works with ZEBU=1, SIMULATOR=1
 *> 6 APB JTAG : 32bit APB as DAPO along with JTAG probe.
| works with ZEBU=1
  > 7 APB : 32bit APB as DAPO without JTAG probe.
| works with ZEBU=1 ,SIMULATOR=1
    > 8 APB APB JTAG : 32bit APB as DAPO ,32bit APB as DAP1 along
with JTAG probe. | works with ZEBU=1
    > 9 APB AXI3 JTAG: 32bit APB as DAPO ,64bit AXI3 as DAP1 along
with JTAG probe. | works with ZEBU=1
                                                         | zRci based
```

#### Release examples

```
*> 10 JTAG : JTAG probe only.
| works with ZEBU=1 ,SIMULATOR=1
    > 11 APB AHB JTAG: 32bit APB as DAP0 ,32bit AHB as DAP1 along
with JTAG probe. | works with ZEBU=1
  > 12 AHB : 32bit AHB as DAPO without JTAG probe.
| works with ZEBU=1 ,SIMULATOR=1
  > 13 TPIU JTAG : TPIU probe and JTAG probe.
| works with ZEBU=1
  *> 14 JTAG ZRCI : JTAG probe in ZRCI mode
| works with ZEBU=1
  > 15 JTAG SWD AHB: JTAG probe with SWD as DAP0 and AHB as DAP1
| works with ZEBU=1
  *> 16 SWD : SWD only
| works with ZEBU=1
  > 17 JTAG RTL ZRCI: JTAG probe with RTL CLOCK in ZRCI mode
| works with ZEBU=1
                                        | zRci based, RTL Clock
 > 18 JTAG SRST : JTAG probe, with System Reset Logic DUT (SRSTn)
| works with ZEBU=1, SIMULATOR=1
  > 19 JTAG ARM IP: JTAG probe with A72.
| works with SIMULATOR=1
  > 20 SWD ARM IP : SWD probe with A72.
| works with SIMULATOR=1
  > 21 JTAG DMTCP : JTAG probe with DMTCP support
| works with ZEBU=1
  > 22 SWD DMTCP : SWD with DMTCP support
| works with ZEBU=1
*Frequently used configs
Example cmm files
______
Please find few example cmm files in /example/TapDap/src/env/ for quick bringup.
    xtor jtag.cmm
                                | Can be used with CONFIG=10 JTAG
```

```
| Can be used with CONFIG=10 JTAG
   xtor jtag swj.cmm
   xtor jtag swj dormant.cmm | Can be used with
                                                   CONFIG=10 JTAG
   xtor axi3 64.cmm
                               | Can be used with
                                                   CONFIG=4 AXI3 64
   xtor axi4 64.cmm
                              | Can be used with
                                                   CONFIG=5 AXI4 64
   xtor jtag apb ahb.cmm
                              | Can be used with
CONFIG=11 APB AHB JTAG
   xtor jtag axi3 64.cmm
                               | Can be used with
CONFIG=1 AXI3 64 JTAG
   xtor ahb.cmm
                               | Can be used with CONFIG=12 AHB
                              | Can be used with
   xtor swd.cmm
                                                   CONFIG=16 SWD
   xtor swd swj.cmm
                              | Can be used with
                                                   CONFIG=16 SWD
   xtor swd swj dormant.cmm
                              | Can be used with
                                                   CONFIG=16 SWD
```

jtag.ID\_code.cmm | Can be used with any config with JTAG DAP enabled, Please use this .cmm file to make sure the communication is properly happening between trace32<->transactor<->dut. Once the .cmm is executed you will be able to see the ID code of target CPU being printed on Trace32 window

#### **ZRCI** scripts

zRci scripts for following configs

```
> 14_JTAG_ZRCI : /example/TapDap/src/env/xtor_jtag_zrci.tcl SWJ switching Sequences
```

If the design has SWJ interface and if user wishes to use

JTAG: Refer to config 10\_JTAG for hardware and software connections Refer xtor\_jtag.cmm for getting connected from Trace32

If DUT is stuck at SWD mode prior to the connection, please use SWITCH\_SEQ\_TO\_JTAG=1 or SWITCH\_SEQ\_TO\_JTAG\_DORMANT=1 on the .cmm to get it to JTAG mode during connection.

\*Refer xtor\_jtag\_swj.cmm for deprecated switching sequence

- \*Refer xtor\_jtag\_swj\_dormant.cmm for dormant switching sequence
- 6. SWD: Refer to config 16\_SWD for hardware and software connections

Refer xtor\_swd.cmm for getting connected from Trace32

If DUT is stuck at JTAG mode prior to the connection, please use SWITCH\_SEQ=1 or SWITCH\_SEQ\_TO\_DORMANT=1 on the .cmm to get it to SWD mode during connection.

- \*Refer xtor\_swd\_swj.cmm for deprecated switching sequence
- \*Refer xtor\_swd\_swj\_dormant.cmm for dormant switching sequence

Release examples

# 7 Troubleshooting

The troubleshooting steps include the following:


## 7.1 JTAG/SWD Remote Validator Tool

The GUI tool JTAG/SWD Remote Connection Validator tool can be tried with T32 transactor. Tool provides basic sanity tests, identifies communication issues and provide suggestions.

Execute the validator tool from below location

\$ZEBU IP ROOT/bin/zebu jtag tester tool

JTAG Mode SWD Mode






FIGURE 10. JTAG/SWD remote modes

# 7.1.1 JTAG Mode functionality




FIGURE 11. JTAG mode functionality

## 7.1.2 SWD Mode functionality




FIGURE 12. SWD mode functionality

#### 7.1.3 Issue detection

The tool provides issue detection and suggests solutions to fix the issues. Tool can identify issues which can occur while connecting with the transactor, issues in TDO response and timeouts while reading the responses from the design.

#### 7.1.4 JTAG count devices

The tool will try to identify how many JTAG TAP devices are present in the JTAG chain. Tool will identify issues and provide suggestions incase issues are detected.

## 7.1.5 JTAG IR Length

The tool will try to identify the total instruction register length in entire JTAG scan chain. Tool will provide individual IR lengths assuming equal IR lengths in each device.

### 7.1.6 JTAG IDCode

The tool will try to identify the ID Codes in the entire JTAG chain. Tool will identify issues and provide suggestions incase issues are detected. In case you see an unexpected ID codes, please dump the waves and check the TDO response and JTAG FSM signals.

#### 7.1.7 JTAG send TDI/TMS

User can provide any kind of bit pattern to custom TDI, TMS text boxes and hit send, tool will bring TDO output for the same. You can utilize this tool incase there is some BITS pattern that needs to be tried.

## 7.1.8 SWD switch sequences

The tool provides sending JTAG->SWD switch sequences to bring your design to SWD mode. There are two types of switch sequences

- 7. Dormant state based
- 8. Regular sequence (deprecated in newer devices)

Newer designs require Dormant state-based switch sequence. If you are not aware of the exact sequence required, please select the regular sequence, try connecting with the device and try to read DPIDR. Tool will detect the DP version if the switching is successful. If its not you can disconnect, select the Dormant state based sequence, connect and try read DPIDR.

### 7.1.9 SWD Read IDR

Reading IDR provides you the DP version being used in your debug subsystem. Successful DP version identification indicates that SWD-DP accesses are working as expected. If the DP discovery is unsuccessful, please dump the waves and check the SWD response generated by the debug system, check whether ACK signal is correct and also the data phase of SWD packet is correct.

## 7.1.10 SWD power-up debug system

The tool will assert CSYSPWRUPREQ and CDBGPWRUPREQ registers and checks until CSYSPWRUPACK and CDBGPWRUPACK are asserted. Once done tool will indicate successful Power-up. If the system is not getting powered-up please dump the waves and check CSYSPWRUPACK and CDBGPWRUPACK signals in your debug subsystem.

#### 7.1.11 SWD Detect APs

The tool reads AP-IDR register to identify the APs attached to the design. Once identified the AP type is displayed on the tool. If the tool is able to detect the APs successfully, it indicates that the SWD AP access is happening correctly. If its unsuccessful AP detection, please dump the waves and check the AP read results in your debug subsystem.

### 7.1.12 FAQ

This section includes frequently asked questions related with JTAG T32 transactor. Try checking out the questions and solutions provided for better understanding.

## 7.1.13 Templates

This section provides you references to correctly connect the pins of HW transactor and provide API references to setup the transactor in testbench.

# 7.2 Transaction monitoring APIs

There can be scenarios where the debug system might behave incorrect deep into the emulation. In such cases debugging with JTAG bit stream from a log or from a wave dump is difficult. As a solution following list of APIs are present in latest T32 transactor package which gives you high level information.

Note

These APIs provide correct results only when there is a single JTAG device in your JTAG scan chain. These APIs will be enhanced to support multiple device in a future release

**TABLE 9** Transaction Monitoring APIs

Transaction Monitoring APIs		
void printJTAGMsg(bool)	Enable printing every TMS, TDI, TDO messages	
void printFSMChanges(bool)	Enable tracing of JTAG FSM state changes	

**TABLE 9** Transaction Monitoring APIs

void printIRnDR(bool)	Prints IR and DR register changes
void printARM(bool)	Decodes IR and DR registers as per ARM architecture *Experimental feature

## 7.2.1 void PrintJTAGMsg(bool enable)

Once enabled, transactor prints JTAG packets received by the debugger and corresponding TDO output in hex format

Sample message printed:

JTAG MSG: cycles:7 tms=0x3 tdi=0x4f tdo=0x2e

Waves corresponding to above line:



FIGURE 13. Waveform: JTAGMsg

TDI and TMS values are sent from LSB to MSB on each TCK. This is done for 'cycles' number of times. Furthermore, TDO is captured on each posedge, and buffered from LSB to MSB

# 7.2.2 void PrintFSMChanges(bool enable)

Once enabled, transactor prints each jtag cycle transition with the FSM state change. Sample messages printed:

```
JTAG FSM: | tms_bit:1 | tdi_bit:0 | tdo_bit:1 | state:Test-Logic-
Reset

JTAG FSM: | tms_bit:0 | tdi_bit:0 | tdo_bit:1 | state:Run-Test/Idle
```

```
JTAG FSM: | tms_bit:0 | tdi_bit:0 | tdo_bit:1 | state:Run-Test/Idle

JTAG FSM: | tms_bit:1 | tdi_bit:0 | tdo_bit:1 | state:Select-DR-Scan

JTAG FSM: | tms_bit:1 | tdi_bit:1 | tdo_bit:1 | state:Select-IR-Scan

JTAG FSM: | tms_bit:0 | tdi_bit:1 | tdo_bit:1 | state:Capture-IR

JTAG FSM: | tms_bit:0 | tdi_bit:1 | tdo_bit:1 | state:Shift-IR
```


## 7.2.3 void printlRnDR(bool enable)

Once enabled, transactor prints three types of messages. When IR register gets updated, when DR register is updated, and DR register is read.

Type 1: Sample message printed when IR register is updated

JTAG REG: IR-REGISTER-INPUT=0xb LENGTH=4

Waves corresponding to above line:



Here the FSM state is denoted by the signal JTAGcurr and its value is '0xa' during shift-IR. The instruction fed is 0xb(b1011) which is sent from LSB to MSB on TDI pin. The instruction length is denoted by LENGTH

Type 2: Sample message printed when DR register is updated

JTAG REG: DR-REGISTER-INPUT=0x4 LENGTH=35

Waves corresponding to above line:




FIGURE 15. Waveform: DR Register Input

Here the FSM state is denoted by the signal JTAGcurr and its value is 0x2' during shift-DR. The Data Value fed is 0x4(b100) which is sent from LSB to MSB on TDI pin. The data register length is denoted by LENGTH.

Type 3: Sample message printed when DR register is read

JTAG REG: DR-REGISTER-OUTPUT=0x2 LENGTH=35

Waves corresponding to above line:




FIGURE 16. Waveform: DR Register Output

Here the FSM state is denoted by the signal JTAGcurr and its value is '0x2' during shift-DR. The Data Value is read from TDO pin each bit buffered from LSB to MSB. Here the TDO pattern is 0->1->0->0...->0 which gives 0x2 as the DR value read.

### 7.2.4 void printARM(bool enable)

Once enabled, transactor prints DPACC and APACC register updates. Valid only for ARM based devices and the full set of ARM register decoding will be provided in a future release.

Sample messages printed:

JTAG ARM: DR-REGISTER-INPUT -> DPACC Request:: RnW:Write | A:0x8 |

Datain: 0x0

JTAG ARM: DP-REGISTER-INPUT -> DPACC REGISTER:: SELECT

```
JTAG ARM: DR-REGISTER-INPUT -> SELECT REGISTER UPDATE:: DPBankSel=0x0
| APBankSel=0x0 | APSel=0x0

JTAG ARM: DR-REGISTER-OUTPUT -> DPACC Result:: ACK:OKAY | Dataout:0x0
```

## 7.3 Turning off timeouts in TRACE32

It is recommended to turn off the debugger timeouts using below commands in your .cmm before calling sys.gtl.connect

```
sys.vt.timeintargettime on sys.vt.pauseintargettime on sys.vt.hardwaretimeoutscale 100.0 sys.gtl.connect
```

# 7.4 Printing debug Information on TRACE32

If user wants to check the JTAG bit stream handed over to transactor by the debugger, use TRACE=3 with sys.gtl.modelconfig on your .cmm

```
sys.gtl.modelconfig
```

"TIMEOUT=6000000 | CLK\_RATIO | NODE=localhost | PORT\_JTAG=20010 | PORT\_DAP0=20011 | PORT\_DAP1=20012 | CPU\_FREQ\_MHZ=5 | PRINT\_STAT=0 | TRACE=3"

```
T32_ZEBU_BEBUG: Debugger JTAG sequence; zebu_gtl_TAPAccessShiftRaw bitsnumber = 7 data_tms = 0xaaaaaaaaaaaa41 data_tdi = 0xaaaaaaaaaa5f
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 7
T32_ZEBU_DEBUG : Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 7 data_tms = 0xaaaaaaaaaaaaa3 data_tdi = 0xaaaaaaaaaaaa2f
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 40
T32_ZEBU_DEBUG : Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 40 data_tms = 0xaaaaaa8180000000 data_tdi = 0xaaaaaa0380540fc8
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 5
T32_ZEBU_DEBUG: Debugger JTAG sequence; zebu_qtl_TAPAccessShiftRaw bitsnumber = 5 data_tms = 0xaaaaaaaaaaa00 data_tdi = 0xaaaaaaaaaa1f
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 40
T32_ZEBU_BEBUG: Bebugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 40 data_tms = 0xaaaaaa8180000000 data_tdi = 0xaaaaaa300000000
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 7
T32_ZEBU_DEBUG : Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 7 data_tms = 0xaaaaaaaaaaaaaaaaaaaaaaaaat1 data_tdi = 0xaaaaaaaaaaaa57
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 7
T32_ZEBU_DEBUG: Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 7 data_tms = 0xaaaaaaaaaaaa03 data_tdi = 0xaaaaaaaaaaaa7
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 32
T32_ZEBU_NEBUG: Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 32 data_tms = 0xaaaaaaaa00000000 data_tdi = 0xaaaaaaa00000000
T32_ZEBU_DEBUG : zebu_qtl_TAPAccessShiftRaw bitsnumber = 8
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 5
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 32
T32_ZEBU_DEBUG : Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 32 data_tms = 0xaaaaaaa80000000 data_tdi = 0xaaaaaaa00000000
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 8
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 5
T32_ZEBU_DEBUG: Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 5 data_tms = 0xaaaaaaaaaaaa00 data_tdi = 0xaaaaaaaaaa00 data_tdi = 0xaaaaaaaaaaa00 data_tdi = 0xaaaaaaaaaaaaa
T32_ZEBU_DEBUG : zebu_gtl_TAPAccessShiftRaw bitsnumber = 40
T32_ZEBU_DEBUG: Debugger JTAG sequence: zebu_gtl_TAPAccessShiftRaw bitsnumber = 40 data_tms = 0xaaaaaa8180000000 data_tdi = 0xaaaaaa300000000
```

FIGURE 17. Print debug information on TRACE32

## 7.5 Reading ROM table in Trace32

ROM table provides information about the SOC structure and the base address for each component. If user is not aware about the components and base address settings, try below command to read the ROM table

sys.detect.DAP




FIGURE 18. Read ROM table

## 7.6 Waveform and debug log based analysis

- If user is not seeing correct TDO and suspects low-level JTAG communication problems, please use below log and wave analysis method.
- Enable wavedump and increase transactor debug level to 3

You should be see debug messages like below

```
XTOR_JTAG_TAP_SVS :: sending data cycle counter = 0x4, tms
=0x2 and data_tdi = 0x0
XTOR JTAG TAP SVS::JTAG TDO output =0xf
```

Corresponding waveform snippet is highlighted below.



FIGURE 19. Waveform Debug

- For a single debug message printed, a group of TCKs are emitted by the transactor
  - ☐ Cycle counter= number of TCK pulses

- ☐ tms = TMS pattern sent from LSB to MSB
- ☐ tdi =TDI pattern sent from LSB to MSB
- ☐ TDO= TDO pattern captured from LSB to MSB
- You can try to correlate the debug message with the waveform to check if TCK,TMS,TDI signals are driven correctly.
- If any of the TCK/TMS/TDI are not getting driven, please check for
  - a. Multiple drivers on the connections TCK/TDI/TMS/TDO.
  - b. Check whether you are connecting with bidirectional pins of the DUT, in such cases check if tristate logic is correctly updated.
- If waves are not as per expectation, then check below debug signals to check whether transactions actually occur between hardware and software

jtag\_xtor\_info\_port[7]: Asserts when debugger sends a request, De-asserts
when the debugger request is complete in HW

**jtag\_xtor\_info\_port[50:44]**: Gives you how many bits are driven out of the debugger's software message.




FIGURE 20. Debug Signals

# 7.7 How to identify Multiple drivers

Check backend\_default/zTopBuild\_report.log

Manipulating multi-driven net:

- xtor\_jtag\_top.tms\_i with conflict resolution WAND with 1 drivers and 1 constant drivers
- xtor\_jtag\_top.tck\_dpi with conflict resolution WAND with 1 drivers and 1 constant drivers

# 7.8 Checking Slowness in APACC/DPACC

If user is experiencing slowness while connected to CPU it could be due to slowness in the AP buses inside the coresight module. Please try below API on the testbench to observe the ACK value being received from the DUT.

## 7.8.1 void printARM(bool enable)

The API will print below lines, check if ACK: WAIT responses are received frequently.

JTAG ARM: DR-REGISTER-OUTPUT -> DPACC Result:: ACK:WAIT | Dataout:0x0

If more and more wait responses are occurring user needs to check AP buses inside the coresight module for any slowness in AMBA transactions.

Checking Slowness in APACC/DPACC