# HAPS® DDR3\_SODIMM2R\_HT3 Reference Manual

March 2017



http://solvnet.synopsys.com



## **Copyright Notice and Proprietary Information**

© 2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

## **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <a href="http://www.synopsys.com/Company/Pages/Trademarks.aspx">http://www.synopsys.com/Company/Pages/Trademarks.aspx</a>.

All other product or company names may be trademarks of their respective owners.

## **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 East Middlefield Road Mountain View, CA 94043 www.synopsys.com

March 2017

SH100000138 R0.5



# **Revision History**

Date	Revision	Comment
06/30/13	0	Initial version.
06/30/14	0.1	p. 12 Added alternate DDR3 SODIMM MT16KTF1G64HZ-1G6D1.
06/30/15	0.2	p. 16 Updated pin and signal table.
12/30/15	0.3	p. 18 Added TSS DDR3_SODIMM2R_HT3 information.
06/15/16	0.4	p. 7 Changed maximum operating data rate units from Mbps to MT/s. p. 9, 10, 11, and 17 Updated signal name format for HAPS ProtoCompiler TSS compatibility. p. 12 Added alternate DDR3 SODIMM memories MT16KTF1G64HZ-1G6E1 and MT16KTF1G64HZ-1G9P1
03/21/17	0.5	p. 12 Added alternate DDR3 SODIMM MT16KTF1G64HZ-1G9P2

# Contents

Revision History
DDR3_SODIMM2R_HT3 IMPORTANT!
Overview         7           DDR3_SODIMM2R_HT3         7
Board Layout8
System Interface Diagram9
Signals10DDR3_SODIMM2R_HT3 Signal Descriptions10Voltage Descriptions10Signal Lengths11
LEDs
Power and Signal Levels
Memory Module
Clocking
Board Placement
Pin and Signal Tables16HapsTrak 3 Connectors16JX1, JX2, and JX317
Roard Dimensions 18



# DDR3\_SODIMM2R\_HT3

#### **IMPORTANT!**

#### **ESD**



The DDR3\_SODIMM2R\_HT3 daughter board, as all other electronic equipment, is sensitive to electrostatic discharge (ESD). When handling the

DDR3 SODIMM2R HT3 daughter board:


- •Transport the adapter board in an ESD bag
- •Wear an anti-static wrist strap
- •Make sure the work area is equipped with an ESD mat

### HapsTrak® 3 Connector Considerations



Take care when attaching the HapsTrak 3 (HT3) connectors. If connected improperly, socket pins can become deformed or holding rail ends can become damaged.

When connecting daughter boards and HT3 cable connectors, keep the connectors parallel to one another throughout the mating process.



## Overview

This document is the HAPS® DDR3 SODIMM2R HT3 Reference Manual and describes the functions of the DDR3 SODIMM2R HT3 daughter board.

For an up-to-date list of HAPS daughter boards and accessories go to www.synopsys.com/haps.

## DDR3\_SODIMM2R\_HT3

The DDR3 SODIMM2R HT3 daughter board connects a DDR3 SODIMM to a HAPS system. The DDR3 SODIMM2R HT3 daughter board is equipped with a DDR3 SODIMM socket and module on the top side and three HapsTrak 3 connectors on the bottom side. The DDR3 SODIMM2R HT3 has a recommended operating data rate of 800 MT/s.

The DDR3 SODIMM2R HT3 has dual rank support in conjunction with Xilinx MIG controller.

#### **Package Contents**

1 DDR3 SODIMM2R HT3 daughter board with DDR3 SODIMM


Mounting accessories

- 4 M3x6 Screws
- 4 M3 Washers



# **Board Layout**

Top Side



**Bottom Side** 




Figure 1: DDR3\_SODIMM2R\_HT3 Daughter Board Layout

# System Interface Diagram




Figure 2: DDR3\_SODIMM2R\_HT3 System Interface Diagram

# Signals

# DDR3\_SODIMM2R\_HT3 Signal Descriptions

Signal	Туре	Description			
DDR3_DQ[63:0]	I/O	Data			
DDR3_DQS_P[7:0]	1/0	Data strobe			
DDR3_DQS_N[7:0]	1/0				
DDR3_DM[7:0]	Input	Data mask			
DDR3_A[15:0]	Input	Address			
DDR3_BA[2:0]	Input	Bank address			
DDR3_S_B[1:0]	Input	Chip select			
DDR3_CK_P[1:0]	lnnu+	Clask			
DDR3_CK_N[1:0]	Input	Clock			
DDR3_CKE[1:0]	Input	Clock enable (pulled to GND)			
DDR3_ODT[1:0]	Input	On-die termination			
DDR3_RAS_B	Input	Row address strobe			
DDR3_CAS_B	Input	Column address strobe			
DDR3_WE_B	Input	Write enable			
DDR3_RESET_B	Input	Reset (pulled to GND)			
DDR3_EVENT_B	Output	Temperature event (pulled to VCCO)			
DDB3 ID CCI	lnnu+	Serial clock for temperature sensor (TS)			
DDR3_ID_SCL	Input	and SPD EEPROM			
DDR3_ID_SDA	I/O	Serial data			
DDR3_ID_SA[1:0]	-	Serial address tied to GND by default			
SYS_CLK_P	Output	Onhoard reference clack			
SYS_CLK_N	Output	Onboard reference clock			
LED_GREEN	Input	User LED green			
LED_YELLOW	Input	User LED yellow			
LED_RED	Input	User LED red			

## **Voltage Descriptions**

Voltage	Туре	Description
$V_{DD}$	Supply	Power supply
$V_{DDSPD}$	Supply	Temperature sensor and SPD EEPROM power supply
$V_{REF}$	Supply	Reference voltage for control, command, and address (V <sub>DD</sub> /2)
$V_{TT}$	Supply	Termination voltage for control, command, and address (V <sub>DD</sub> /2)

## **Signal Lengths**

Signal Group	DDR3 Signals	Length [mm]
Clk/Addr/ Cmd/Ctrl group	DDR3_CK_P[1:0], DDR3_CK_N[1:0], DDR3_A[15:0], DDR3_BA[2:0], DDR3_RAS_B, DDR3_CAS_B, DDR3_WE_B, DDR3_CS_B[3:0], DDR3_CKE[1:0], DDR3_ODT[1:0]	146.4 +/- 1
Data group 0	DDR3_DQ[7:0], DDR3_DM[0], DDR3_DQS_P[0], DDR3_DQS_N[0]	122.5 +/- 0.5
Data group 1	DDR3_DQ[15:8], DDR3_DM[1], DDR3_DQS_P[1], DDR3_DQS_N[1]	123.7 +/- 0.5
Data group 2	DDR3_DQ[23:16], DDR3_DM[2], DDR3_DQS_P[2], DDR3_DQS_N[2]	109.1 +/- 0.5
Data group 3	DDR3_DQ[31:24], DDR3_DM[3], DDR3_DQS_P[3], DDR3_DQS_N[3]	108.8 +/- 0.5
Data group 4	DDR3_DQ[39:32], DDR3_DM[4], DDR3_DQS_P[4], DDR3_DQS_N[4]	84.4 +/- 0.5
Data group 5	DDR3_DQ[47:40], DDR3_DM[5], DDR3_DQS_P[5], DDR3_DQS_N[5]	81.8 +/- 0.5
Data group 6	DDR3_DQ[55:48], DDR3_DM[6], DDR3_DQS_P[6], DDR3_DQS_N[6]	59.9 +/- 0.5
Data group 7	DDR3_DQ[63:56], DDR3_DM[7], DDR3_DQS_P[7], DDR3_DQS_N[7]	50 +/- 0.5

# **LEDs**

The DDR3\_SODIMM2R\_HT3 has three user LEDs located on the top side of the daughter board: green, red, and yellow, which can be used for status reporting.

## Power and Signal Levels

The DDR3\_SODIMM2R\_HT3 daughter board receives its power directly through the HapsTrak 3 connector. VCCO of the selected HapsTrak connectors must be set to 1.5 V.

The DDR3\_SODIMM2R\_HT3 daughter board contains an ID PROM on each HapsTrak 3 connector, which is used for board identification and over-voltage protection. The ID PROMs are used by the system to ensure that the applied VCCO is compliant with the DDR3\_SOD-IMM2R\_HT3 daughter board.

#### Notes:

- DDR3 SODIMM2R HT3 only supports I/O voltage of 1.5 V.
- Signals are impedance controlled (50 Ohms).
- The reference voltages for the FPGA I/O banks are not generated on the DDR3\_SOD-IMM2R\_HT3. The I/O banks in the FPGA must be switched to the banks' internal reference voltages by setting constraint/property INTERNAL\_VREF to 0.75.

# **Memory Module**

The DDR3\_SODIMM2R\_HT3 is shipped with an 8GB dual-rank DDR3 SDRAM SODIMM memory module installed on the daughter board. The memory module is manufactured by Micron Technology; the actual module installed can be any of the following:

Module Part Number	Base Device
MT16JTF1G64HZ-1G6D1	MT41J512M8
MT16KTF1G64HZ-1G6D1	MT41K512M8
MT16KTF1G64HZ-1G6E1	MT41K512M8
MT16KTF1G64HZ-1G9P1	MT41K512M8
MT16KTF1G64HZ-1G9P2	MT41K512M8

# Clocking

The DDR3\_SODIMM2R\_HT3 daughter board includes a clock generator that outputs a differential 200 MHz clock signal (SYS\_CLK\_P/N) which can be used as an input clock for the memory controller.

**Note:** Use the I/O standard DIFF\_SSTL15\_DCl in the FPGA design.


## **Board Placement**

When placing the DDR3 SODIMM2R HT3 on your HAPS system be aware of the following:

- SLR (Super Logic Region) For optimal timing of the FPGA design, avoid crossing SLR borders.
- Limited connectors Some connectors have limited number of signals (for example, no clocks) and fixed I/O voltages.
- Voltage regions Some HAPS systems have VCCO regions that should be considered
  when placing the daughter board. Respecting the regions will minimize VCCO dependencies to adjacent connectors.

Note: DDR3 SODIMM2R HT3 daughter board is NOT stackable.

For information about SLR, limited connectors, and voltage regions, refer to your HAPS system reference manual located at HAPS SupportNet on solvnet.synopsys.com.



M3x6 Screws with M3 Washers

Figure 3: Board Placement Top View




Figure 4: Front View Placing a DDR3\_SODIMM2R\_HT3



# Pin and Signal Tables

## **HapsTrak 3 Connectors**

The HapsTrak 3 connector definitions for the HAPS-70, HAPS-80, and HAPS-DX systems are listed in the following pin diagram. For specific information on connector configuration and limitations, see the corresponding HAPS system reference manual on solvnet.synopsys.com.

8	GND	3.3	GND	3.3	GND	3.3	GND	3.3	1
16	A0	GND	В0	GND	CO	GND	D0	GND	9
24	GND	A2	GND	B2	GND	C2	GND	D2	17
32	A1	GND	B1	GND	C1	GND	D1	GND	25
40	GND	А3	GND	В3	GND	C3	GND	D3	33
48	A4	GND	B4	GND	C4	GND	D4	GND	41
56	GND	A6	GND	B6	GND	C6	GND	D6	49
64	A5	GND	B5	GND	C5	GND	D5	GND	57
72	GND	A7	GND	В7	GND	C7	GND	D7	65
80	A8	GND	B8	GND	C8	GND	D8	GND	73
88	GND	A10	GND	B10	GND	C10	GND	D10	81
96	A9	GND	B9	GND	C9	GND	D9	GND	89
104	GND	A11	GND	B11	GND	C11	GND	D11	97
112	A12	GND	B12	GND	C12	GND	D12	GND	105
120	GND	VRP	GND	COP	GND	C1P	GND	Rsb	113
128	A13	GND	B13	GND	C13	GND	D13	GND	121
136	GND	VRN	GND	CON	GND	C1N	GND	Rsb	129
144	IdC	ldA1	Uin0	GND	Uout0	GND	Rsb	GND	137
152	IdA0	IdD	GND	Uin1	GND	Uout1	GND	Reset_n	145
160	Vn	٧	Vn	٧	Vn	٧	Vn	٧	153

Legend								
Pin	HT3 Spec	HAPS-80	HAPS-70	HAPS-DX7				
A12	Normal I/O	Normal I/O	NC					
A13	Normal I/O	NC	NC	NC				
B12	Normal I/O	NC	NC	NC				
B13	Normal I/O	NC	NC	NC				
C12	Normal I/O	NC	NC	NC				
C13	Normal I/O	NC	NC	NC				
D12	Normal I/O	Normal I/O	NC	NC				
D13	Normal I/O	NC	NC	NC				
хх	I/O, Clock capable Not available in limited connectors. Refer to the HAPS-70 and HAPS-80 reference manuals*. I/O, Clock capable							
xx	I/O, Clock capable							
xx	1/0*							
Reset_n	Reset							
VRP	Reference pins for DCI I/O-Standards, Normal I/O otherwise.							
VRN	Reference pins for t	oci i/O-standards, NO	illiai i/O otilei wise.					
CON								
COP	Global clocks							
C1N								
C1P								
Uin0								
Uin1	LPC UMRBus signals							
Uout0	El C Civilibus signal.	•						
Uout1								
Rsb	Reserved for side band signal expansion							
3.3	3.3V							
V	vcco							
Vn	VCCO negotiation							
ldx	Identification clock, data and address							
refere	<ul> <li>Some restrictions apply for limited connectors. Refer to your HAPS-80 or HAPS-70 system reference manual for information about limited connectors and correct daughter board placement.</li> </ul>							

Figure 5: HapsTrak Connector Pin Definitions

# JX1, JX2, and JX3

		D/a			11/2		
	JX1		JX2			JX3	
Pin	Signal	Pin	Signal	ļ ļ	Pin	Signal	
A0	DDR3_DQ[8]	A0	DDR3_CK_P[1]	Į Į	A0	DDR3_DQ[55]	
A1	DDR3_DQ[9]	A1	DDR3_CK_N[1]	<b>↓</b>	A1	DDR3_DQ[54]	
A2	DDR3_DQ[3]	A2	-	┇	A2	DDR3_DQ[62]	
A3	DDR3_DQ[6]	A3	LED_GREEN	┇	A3	DDR3_DQ[63]	
A4	DDR3_DQ[7]	A4	-	┇╏	A4	DDR3_DQ[58]	
A5	DDR3_DQ[0]	A5	-	] [	A5	DDR3_DQ[59]	
A6	DDR3_DQS_P[0]	A6	LED_YELLOW	] [	A6	DDR3_DQS_P[7]	
A7	DDR3_DQS_N[0]	A7	LED_RED	┇╏	Α7	DDR3_DQS_N[7]	
A8	DDR3_DQ[1]	A8	DDR3_ID_SDA	┇╏	A8	DDR3_DQ[61]	
A9	DDR3_DQ[4]	A9	DDR3_ID_SCL	┇╏	A9	DDR3_DQ[56]	
A10	DDR3_DQ[5]	A10	-	┇╏	A10	DDR3_DQ[60]	
A11	DDR3_DQ[2]	A11	-	┇╏	A11	DDR3_DQ[57]	
В0	DDR3_DM[1]	В0	DDR3_CK_P[0]	┇╏	В0	DDR3_DM[6]	
B1	-	B1	DDR3_CK_N[0]	┇╏	B1	-	
B2	DDR3_DQ[11]	B2	DDR3_CKE[1]	] [	B2	DDR3_DQ[50]	
В3	DDR3_DQ[14]	В3	DDR3_A[15]	] [	В3	DDR3_DQ[51]	
B4	DDR3_DQS_P[1]	B4	DDR3_A[14]	] [	B4	DDR3_DQS_P[6]	
B5	DDR3_DQS_N[1]	B5	DDR3_A[11]		B5	DDR3_DQS_N[6]	
В6	DDR3_DQ[15]	В6	DDR3_A[6]		В6	DDR3_DQ[53]	
В7	DDR3_DQ[10]	В7	DDR3_A[4]		В7	DDR3_DQ[52]	
B8	DDR3_DQ[12]	B8	-		B8	DDR3_DQ[49]	
В9	DDR3_DQ[13]	В9	DDR3_A[7]	1 [	В9	DDR3_DQ[48]	
B10	DDR3_DM[0]	B10	-	1 [	B10	DDR3_DM[7]	
B11	-	B11	-		B11	-	
C0	DDR3_DQ[18]	C0	SYS_CLK_P	1 [	C0	DDR3_DQ[47]	
C1	DDR3_DQ[23]	C1	SYS_CLK_N		C1	DDR3_DQ[46]	
C2	DDR3_DQS_P[2]	C2	DDR3_CKE[0]		C2	DDR3_DQS_P[5]	
C3	DDR3_DQS_N[2]	C3	DDR3_BA[2]		C3	DDR3_DQS_N[5]	
C4	DDR3_DQ[17]	C4	DDR3_A[9]		C4	DDR3_DQ[42]	
C5	DDR3_DQ[20]	C5	DDR3_A[5]		C5	DDR3_DQ[43]	
C6	DDR3_DQ[21]	C6	DDR3_A[12]		C6	DDR3_DQ[40]	
C7	DDR3_DQ[16]	C7	DDR3_A[8]		C7	DDR3_DQ[41]	
C8	DDR3_DM[2]	C8	DDR3_A[1]		C8	DDR3_DM[5]	
C9	DDR3_RESET_B	C9	DDR3_A[3]		C9	-	
C10	DDR3_DQ[24]	C10	DDR3_A[0]		C10	DDR3_DQ[35]	
C11	DDR3_DQ[28]	C11	DDR3_A[2]	] [	C11	DDR3_DQ[38]	
D0	DDR3_DQ[19]	D0	DDR3_BA[0]		D0	DDR3_DQ[45]	
D1	DDR3_DQ[22]	D1	DDR3_EVENT_B		D1	DDR3_DQ[44]	
D2	DDR3_DQ[27]	D2	DDR3_S_B[0]		D2	DDR3_DQ[36]	
D3	DDR3_DQ[31]	D3	DDR3_ODT[0]		D3	DDR3_DQ[37]	
D4	DDR3_DQS_P[3]	D4	DDR3_BA[1]		D4	DDR3_DQS_P[4]	
D5	DDR3_DQS_N[3]	D5	DDR3_RAS_B		D5	DDR3_DQS_N[4]	
D6	DDR3_DQ[30]	D6	DDR3_S_B[1]	JĪ	D6	DDR3_DQ[32]	
D7	DDR3_DQ[26]	D7	DDR3_A[13]	JĪ	D7	DDR3_DQ[33]	
D8	DDR3_DQ[29]	D8	DDR3_A[10]	] [	D8	DDR3_DQ[34]	
D9	DDR3_DQ[25]	D9	DDR3_CAS_B	] [	D9	DDR3_DQ[39]	
D10	DDR3_DM[3]	D10	DDR3_ODT[1]	] [	D10	DDR3_DM[4]	
D11	-	D11	DDR3_WE_B	] [	D11	-	
			_				

Board Dimensions :

# **Board Dimensions**




Figure 6: DDR3\_SODIMM2R\_HT3 Dimensions