MindShare DRAM Quick Reference Guide (Rev 6)

MindShare DRAM Quick Reference Guide (Rev 6)											
	DRAM Quic	k Reference Guide Rev 6	DM	Data Mask		(set is verb, not noun)	SDR	Single Data Rate			
		errors or additions to	DMI	LPDDR4 Data Mask/Inversion	MRW	Mode Register Write command	SDRAM	Synchronous DRAM			
	john.swindle	@mindshare.com		not inverted data mask	n	Width of device's data bus		Single bit Error Correction,			
			DMI	Intel's Direct Media Interface		(for prefetch)		Double bit Error Detection			
	3DS	3 Dimensional Silicon or Stack	DNU	Do Not Use, NF, connected on die	N	1N, 2N, 3N, etc. timing, 1T, 2T, etc.	SGRAM	Synchronous Graphics RAM			
	ab, AB	All Banks (LPDDRs),	DQ	Data; Data-in, Query Output	nCK	One tick of CK as	SIMM	Single In-line Memory Module			
		AP in PC DDRs	DQS	Data Strobe		dimensionless number	SMB	System Management Bus			
	ACT	Active aka Activate command	DRAM	Dynamic Random Access Memory	NC	No Connect, not connected on die	SMBus	System Management Bus			
	AL	Additive Latency, 0 to 5 for DDR2,	ECC	Error Checking and Correcting	NF	No Function, DNU, connected on die		Small Outline DIMM			
		0, CL-1, or CL-2 for DDR3 & 4,	eMMC	Embedded Multi-Media Card	OCD	Off-Chip Driver	SPD	Serial Presence Device or Detect			
		RL = AL + CL + PL	EMRS	Extended MRS command	ODT	On-Die Termination	SPD ROM				
	AMB	Advanced Memory Buffer	FBDIMM	Fully-Buffered DIMM	OP[n]	Bit n of MR opcode, MR data	SRAM	Static Random Access Memory			
	AMBA	Advanced Microcontroller Bus	FBGA	Fine-pitch BGA	OTF	On The Fly	SRT	Self Refresh Temperature, see ASR			
		Architecture	FSP	LPDDR4 Frequency Setpoint	PASR	Partial Array Self Refresh	SSTL	Stub Series-Terminated Logic			
	AP	Auto Precharge, Precharge All, A10	GDDR	Graphics DDR SGRAM,	pb	LPDDRs per bank	T	1T, 2T, 3T, etc. timing,			
	ASR	Auto Self Refresh, auto temp.,	ODDK	not JEDEC DDR1, 2, 3	PC3	DDR3, informally	1	as 1N, 2N, etc.			
		not Auto Refresh	HBM	High Bandwidth Memory JESD235	PC4	DDR4, informally	torr	Time for one tick of CK			
	AXI	Advanced eXtensible Interface	HBM	Human Body Model JESD22-A114F	PCH	Intel Platform Controller Hub	t _{CK}	JEDEC timing spec XXX			
	BA	Bank Address		MOS High-Speed Lower Low	PDA	Per-DRAM Addressability	$ ag{T}_{ ext{XXX}}$	JEDEC Temperature spec XXX			
	BC	Burst Chop	IIS_LL v C	Voltage CMOS	PEC	SMB Packet Error Checking	TDQS	Termination DQS, not RDQS			
	BC#	Burst Chop pin, A12	HSUL	High-Speed Unterminated Logic	PHY	Physical Layer	TRn	Target Row number			
	BC4	Burst Chop 4	IISOL	High-Speed Undermanaged Logic	PL	Parity Latency	TRR	Target or Targeted Row Refresh			
	BG	Bank Group	IDD	I _{DD} current	PLL	Phase-Locked Loop	TSOP	Thin Small Outline Package			
	BGA	Ball Grid Array	IDD I2C	Philips Inter-Integrated Circuit,	POD	Pseudo Open Drain	TSV	Through Silicon Via			
	BL	Burst Length	120	I squared C	PoP	Package on Package	TUF	Temperature Update Flag			
	BL4	DDR2 Burst Length 4 UI,	ICH	Intel IO Controller Hub	PPR	Post-Package Repair	UDIMM	Unbuffered DIMM			
		inappropriate term for DDR3/4 BC4	ISM	Internal Stacked Module	FFK	Fail Row Repair	UDM	Upper Data Mask			
	BL8	Burst Length 8, 8 UI of DQ	JEDEC		PRE	Precharge command	UDQS	Upper Data Mask Upper Data Strobe			
	BL9	Inappropriate term for	JEDEC	Solid State Technology Association, was Joint Electron Device	Q	Query Output (Sept. 2007 DDR3)	UFS	Universal Flash Storage			
		$BL8 + CRC \times 8, \times 16$		Engineering Council	QDP	Quad-Die Package	UFSA	Universal Flash Storage Association			
	BL10	Inappropriate term for	LDM	Lower Data Mask	R	Row Address (LPDDR3/4)	UI	Unit Interval,			
		BL8 + CRC x4	LDW	Lower Data Mask Lower Data Strobe	RA	Row Address (DDR3/4) Row Address (DDR3/4)	O1	single half-clock bit time			
	BL16, BL3	2 Burst Lengths for LPDDR4	LDQS LP3	LPDDR3, informally	RAS	Row Address Strobe	V_{CC}	Power (not for DRAM)			
	C	Chip ID, like CS# but for 3DS	LP4	LPDDR4, informally	RAS	Reliability, Availability,		V _{DD2} Core Power			
	C	Column Address (LPDDR3/4)	LPDDR	Low-Power DDR, LPDDR1	KAS	Servicability		Input Buffer Power (LPDDRs)			
	CA	Column Address (DDR3/4)	LPDDR2	Low-Power DDR2	RCD	RAS-to-CAS Delay	$V_{ m DDCA}$	IO Buffer Power			
	CA	Command and Address (LPDDRs)	LPDDR3	Low-Power DDR3	RCD	Registering Clock Driver	$egin{array}{c} egin{array}{c} egin{array}{c} V_{ m DDQ} \ \end{array} \end{array}$	Reference Voltage			
	CAS	Column Address Strobe	LPDDR4	Low-Power DDR4	RDIMM	Registered DIMM	${ m V}_{ m PP}$	Voltage Pump Replacement Power			
	CB	Check Bit		Load-Reduced DIMM	RDTR	GDDR5 Read Training	V_{SS}	Ground			
	CDIMM	Clocked 72-bit Mini DIMM	LVSTL	Low Voltage Swing	KDIK	LPDDR4 MPC [RD-FIFO]	V_{TT}	Termination Voltage			
	CK	Clock	LVSIL	Terminated Logic	RDQS	Redundant DQS	VIII	Very Low Profile			
	CKE	Clock Enable	MA	MR Address, Mode Register number	REF	Refresh command	VRCG	LPDDR4 Vref Current Generator			
	CL	CAS Latency (in MR0)=RL-AL-PL	MAC	LPDDR4 Maximum Activate Count	RFU	Reserved for Future Use	WCL	Write Command Latency (not CWL)			
	CRC	Cyclic Redundancy Check	WITTE	between tREFW*2 refresh period	RL	Read Latency = CL + AL + PL	WCL	Added to WL if both			
	CS#	Chip Select, Rank, S# in 21C spec	MCH	Intel Memory Controller Hub	RLDRAM	Reduced-Latency DRAM		CRC & DM enabled			
	CTT	Center Tap Termination	MCP	Multi-Chip Package	QERR#	RCD parity error pin	WL	Write Latency			
	CWL	CAS Write Latency (in MR2)	MIPI	Mobile Industry Processor Interface	S#	CS# in 21C spec	WL	1 for DDR1; RL - 1 for DDR2;			
	DBI#	Data Bus Inverted	MO	Microelectronic Outline	S3	Suspend to DRAM pwr mgmt state		variable for DDR3 & DDR4			
	DDP	Dual-Die Package	MoBo	Motherboard		D Single 4-bit Error Correction,		WL = CWL + AL + PL			
	DES	Device Deselect (pseudo command)	MPC	LPDDR4 Multi-Purpose Command	S IEC DAE	Double 4-bit Error Detection	WRTR	GDDR5 Write Training			
	DLL	Delay-Locked Loop	M-PHY	MIPI PHY	SA	SMB hardwired DIMM addr.,	,,,,,,,,,,	LPDDR4 MPC [WR-FIFO]			
	DDR	Double Data Rate, DDR1	MPR	Multi Purpose Register, NOT a MR	211	not bused	XDR	Rambus DRAM,			
	DDR1	Double Data Rate, DDR	MR	Mode Register	SCL	SMB clock pin, DIMM pin		improperly 'XDRAM'			
	DDR2	Double Data Rate 2	MRR	Mode Register Read command	SDA	SMB address and data pin,	ZQ	Data Source Impedance:			
	DDR3	Double Data Rate 3	MRS	Mode Register Set command	J21.	DIMM pin	<	Q=data out or query, Z=impedance			
	DIMM	Dual In-line Memory Module			SHARE	r		= query, = -impedance			
				MINIT	/HVKF						

 ${\sf MINDSH}{\land}{\sf RE}$

MindShare DRAM Quick Reference Guide (Rev 6)

MindShare DRAM Quick Reference Guide (Rev 6)											
Numbering	Terms	_	Command		Timings						
1n, 2n, 4n, 8n, 16n Prefetch widths	Access time	CK to DQS.	ACT	Bank ACTive aka ACTivate	t_{AA}	Time internal read to first data					
1T, 1N New command every clock		Formerly RAS# to valid data	ACT-1, -2	Parts of LPDDR4 ACT command	t _{AC}	Time CK to DQS, access					
2T, 2N New command every other clock	Activate	ACT Active Command	BST	Burst Terminate, Burst STop	t_{CH}	Time CK high					
4T, 6T SRAM (not SDRAM)	Active	ACT Active Command, Open	CAS-2	CAS Command follows some '-1'	t_{CK}	Time CK period					
cell technology	Array	One bank of the device		carries LPDDR4 column address	t_{CL}	Time CK low,					
DDRn-mmm $n=2,3,4$ mmm=MT/s	Auto Prechar	ge Precharge after read/write	DES	Device DESelect, CS# false		NOT CAS Latency CL					
Example: $DDR2-800 = 400MHz CK$		w/o explicit PRE cmd.	DPD	Deep Power Down entry	t_{DQSCK}	Time CK to DQS					
PC 97, PC 99 Microsoft PC requirements,	Auto Refresh	Just Refresh,	DPDX	Deep Power Down eXit	$t_{\rm FAW}$	Time Four Activate Window					
not DRAM		not ASR nor Self Refresh	EMRS	Extended Mode Register Set	t_{MOD}	Time MRS to any command					
PC 100 Early SDRAM DIMM bandwidth	Bank	Formerly rank.	MPC	Multi-Purpose Command		(PC DDRs)					
PCn-xxxx xxxx=DIMM KB/sec bandwidth		Internal to DRAM device.	MRR	Mode Register Read	$t_{ m MRD}$	Time MRS to MRS command					
$=MT/s \times DIMM data width / 8$	Bank Group	Four banks in DDR4	MRS	Mode Register Set		(PC DDRs)					
$x-x-x$ CL- t_{RCD} - t_{RP} (older standards)	Bit Line	Several per column	MRW	Mode Register Write	$t_{ m MRD}$	Time MRW to any command					
CL-nRCD-nRP (newer standards)	Burst	Sequential or interleaved	MWR	Masked Write		(LPDDR3/4)					
$x-x-x-x$ $CL-t_{RCD}-t_{RP}-t_{RAS}$	Channel	Interface between controller's	MWRA	Masked Write with Auto-precharge	$t_{ m MRW}$	Time MRW to MRW command					
$n \times n$ Device density \times data width		PHY and a rank of DRAM;	NOP	No Operation		(LPDDR3/4)					
$n \times n \times n$ Array density \times data width \times #banks		SMB & SPD are not on the	PD	Power-Down entry	t_{RAS}	Time Active to Precharge,					
, , ,		channel.	PDE	Power-Down Entry		ACT to PRE					
Specifications	Column	In Read/Write command	PDX	Power-Down eXit		max 9 x t _{REFI} , min by speed bin					
JESD8-8 SSTL_3 3.3 volt spec	Command	RAS#, CAS#, and WE#	PR	Per-bank Precharge	t_{RC}	Time Row Cycle Time					
JESD8-9B SSTL_2 2.5 volt spec	Control	CS#, CKE, and ODT	PRA	All-bank Precharge		ACT to ACT or ACT to REF,					
JESD8-15A SSTL_18 1.8 volt spec	Data Group	DQ, DQS, DM/DBI	PRE	Single-bank PREcharge		no PRE in-between					
JESD8-18A FBDIMM signals (not SSTL_18)	Dynamic ODT ODT when written to.		PREA	PREcharge All banks	$t_{ m RCD}$	Time RAS-to-CAS delay,					
? SSTL_15 1.5 volt spec	Fast CKE Po	wer Down Power Down w/ DLL	RD	ReaD fixed BL8 or BC4		ACT to RD/WR					
JESD8-22 HSUL spec		Enabled	RDA	RD w/Auto-precharge	t_{REFI}	Time Refresh Interval					
JESD8-24 1.2v POD spec	Idle	Closed, Precharged	RDAS4	RDA BC4, OTF		1.95, 3.9, or 7.8uS					
JESD21C DIMM (and thus SPD) spec	Open	Active, Activated	RDAS8	RDA BL8, OTF	t_{RFC}	Time Refresh Command					
JESD22-A114F Human Body Model	Page	Row	RDS4	RD BC4, OTF		72 to 350nS					
JESD79F DDR SDRAM standard	Page size	Row size expressed as bytes	RDS8	RD BL8, OTF	t_{RP}	Time Precharge, Recovery Period					
JESD79-2F DDR2 SDRAM standard	5 . 11	not bits	REF	REFresh	$t_{ m RRD}$	Time ACT to ACT, different banks,					
JESD79-3F DDR3 SDRAM standard	Postamble	DQS after read/write	REFpb	Per-bank Refresh		no PRE between					
JESD79-3-1DDR3L SDRAM standard	Preactive	NVM term, NOT DRAM	REFab	All-bank Refresh	t_{RTP}	Time Read to Precharge					
JESD79-3-2DDR3U SDRAM standard	Preamble	DQS before read/write	SRE	Self-Refresh Entry							
JESD79-4 DDR4 SDRAM standard	Precharge	PRE/PREA command	SREF	Self-REFresh entry		_{CK} , time period,					
JESD209B LPDDR1 SDRAM standard		th 1n, 2n, 4n, 8n, 16n	SREFX	Self-REFresh eXit		ently used as in t _{CCD_S} =5					
JESD209-2E LPDDR2 SDRAM standard	Rank	CS#	SRX	Self-Refresh eXit	which is 3	5 ticks, not 5ns.					
JESD209-3B LPDDR3 SDRAM standard	Raw Card	JESD21C DIMMs	WR	WRite fixed BL8 or BC4		- DCD					
JESD209-4 LPDDR4 SDRAM standard	Refresh	Auto Refresh	WRA	WR w/Auto-precharge		n nRCD, number of CK ticks,					
JESD229 WideIO SDRAM standard	Registered	Sampled, latched	WRAS4	WRA BC4, OTF	inconsistently used as in $t_{AA}+2nCK$ which should be $t_{AA}+2t_{CK}$.						
JESD229-2 WideIO2 SDRAM standard	Row	In ACT command	WRAS8	WRA BL8, OTF	WIIICH SHO	ould be $t_{AA}+2t_{CK}$.					
JESD235 High Bandwidth Memory	Self Refresh	Rest of system powered off	WRS4 WRS8	WR BC4, OTF	CI = 4: -1-	s for CAS Latency					
MO-207 BGA package spec	Word Line	One per row		WR BL8, OTF		s for CAS Latency, wn as nCL.					
MO-309A DDR4 DIMM spec	Write Leveling Write DQS calibration Write Levelization Write Leveling		ZQCL ZQCS	ZQ Calibration Long ZQ Calibration Short	never sno	wii as iiCL.					
Signal Suffixes	WITH LEVELL	Lation Wille Levelling	LQCS	20 Cantilation Short							
Signal Suffixes											

complementary signal in differential pair _n asserted low, negative logic

_n asserted low, negative logic
_t true signal in differential pair
_c complementary signal in

asserted low, negative logic

differential pair

r rising f falling

MINDSHARE

www.mindshare.com