Verification Continuum™

HAPS® Prototyping Reference Manual

April 2022



solvnetplus.synopsys.com Synopsys Confidential Information

Copyright Notice and Proprietary Information

© 2022 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Free and Open-Source Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at

http://www.synopsys.com/Company/Pages/Trademarks.aspx. All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 East Middlefield Road Mountain View, CA 94043 www.synopsys.com

April 2022

Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

Contents

Chapter 1: Design Basics
Design Processes
Design Database Structure
Chapter 2: Design Flow Scripts
Synthesis Flow
Debug Scripts
Chapter 3: Graphical User Interface
Graphical Interface
Graphical Window 29 Database View 29 Tcl Script Window 30 TSS Builder Window 30
Menus 32 View Menu 32 Database Menu 33 State Menu 36 Tools Menu 39 Timing Report View 40 Timing Analyst 48 TSS Builder 57 Options Menu 70 Tech-Support Menu 81 Web Menu 82 Help Menu 83
lcons
State Tree View Operations

State Tree Bottom Menu90
Design Flow View Operations91Partition Design Flow91Synthesis Design Flow93Design Flow Bottom Menu94Design Flow Popup Menu94
Secondary Views96Database Files View96Summary View97Report Messages View97
Task Dialog Boxes100Run Compile Dialog Box101Run Instrumentation Preparation Dialog Box103Run Pre-Map Dialog Box105Run Map Dialog Box107Run Pre-Partition Dialog Box108Run Partition Dialog Box109Run System Route Dialog Box111Run System Generate Dialog Box113
PCF Graphical Editor 116 PCF Graphical Editor Window 116 Ports Tab 119 Global Nets Tab 121 Cells Tab 123 Tcl Editor Tab 126
File List Editor128File List Editor (Detail)128Find in Files Dialog Box130Select Files Dialog Box131
Options Editor
Add Vivado IP
Verdi Debug Setup
Chapter 4: Feature Descriptions
Unified Compile Support
UPF Support
Time Budgeting

Time Budgeting Between Partitions	
Chapter 5: Inputs, Reports and Log Files	
Report and Log File Access	156
Report View	157
Database Reports and Log Files List of Report and Log Files Synthesis Database Report and Log Files Pre-Partition Database State Log Files and Reports Partition Database State Log Files and Reports System-Route Database State Log Files and Reports System-Generate Database State Log Files and Reports Miscellaneous Log Files and Reports	159 160 163 165 168
Configuration Commands for Partitioning Reports	173
UPF Report	183
Formal Verification Report and Files	186
Unified Compile Input Files UPF File for Unified Compile UTF File VCS Script	188 188 191
Proto rt Input Files	193



CHAPTER 1

Design Basics

Synopsys $^{\circledR}$ HAPS $^{\circledR}$ ProtoCompiler and ProtoCompiler DX are design automation and debug software environments designed expressly for prototyping and use with Synopsys HAPS board systems.

This document provides descriptions of the features available with both the ProtoCompiler and ProtoCompiler DX products. This chapter discusses the following basics for these tools:

- Design Processes, on page 10
- Design Database Structure, on page 11

Design Processes

The ProtoCompiler DX package includes features for logic synthesis, timing analysis, RTL debug, and FPGA place and route automation targeted for a HAPS-DX, single FPGA board system. The ProtoCompiler package adds features to support partitioning and routing within a HAPS multi-FPGA board system. Both packages include features to ease the migration of ASIC RTL and IP as well as runtime features to enable system configuration and debug visibility into the live hardware.

fter the tool is started with the appropriate startup command (Chapter 2, Shell Command Reference in the Command Reference Manual), the other design processes for the flow are executed through entered commands. Each tool has a command shell, where you can issue commands and run processes. The shell lets you create a design project database to use as a repository for the design tasks such as compiling and mapping for logic synthesis, debugging, place and route, and result reporting. The ProtoCompiler product additionally includes tasks for design partitioning and routing among multiple FPGAs.

Design processes are completed using a set of common commands, grouped by tasks, as listed below:

database	Sets the state or context for executing design tasks, querying task status, and saving, retrieving, and manipulating design data
run	Launches design processes such as logic synthesis and place and route
report	Reports the result status of a process
option	Specifies or reports option value settings
edit	Creates and modifies design files
export	Writes design files to a location outside of the database
view	Displays file contents


For details about these shell commands, see Chapter 2, *Shell Command Reference* in the *Command Reference Manual*.

Design Database Structure

The database for the ProtoCompiler and ProtoCompiler DX products is a repository for all data associated with a design project and consists of database states created from the commands you run in the design flow. From the database, you can create, access, manipulate, and examine design files.

The Structure

The following figure illustrates how the database is structured and how the design files for different tasks are created and stored.




Database States and the Design Flow

The top-level design project is referred to as the root of the database and contains only information related to the database states and the current state. Each state includes a pointer to its predecessor and pointers to all of its successors. The states are defined and manipulated by a set of shell process commands. Commands that extract information use the current state as input, and commands that create information either update the current state or create a parallel state. For step-by-step descriptions of working with databases, refer to *Working with a Design Database*, on page 58 in the *User Guide*.

Database states follow the design flow. Running the compile process creates or modifies a compile state. The pre-map process creates a pre-map database state from information in the preceding compile state, and the map process creates a map database state from information in the pre-map state. Process commands are repeated to modify information within a database state.

A database is locked while it is being processed. You can check whether a database is locked or unlocked using the command database query_state.

The following figure illustrates database state manipulation within a top-level design project. The figure assumes that performance goals are not met at database states m0, m1, c1, and pm2. The table after the figure shows this command sequence.



Command	Result
database create MyDesignDB	Creates the root project MyDesignDB.
source compile_opts0.tcl	Sources the Tcl file defining the compile options.
run compile -srclist f1	Runs the compile process on the listed files using the defined compile options to create database state c0.
source premap_opts0.tcl	Sources the Tcl file defining the pre-map options.
run pre_map -file my.fdc	Runs the pre-map process using the defined options and the constraints from the FDC file to create database state pm0.
source map_opts0.tcl	Sources the Tcl file defining the map options.
run map	Runs the map process to create database state m0 (reject results).
database set root	Resets the database to root.

Command	Result
source compile_opts1.tcl	Sources a new Tcl file defining updated compile options.
run compile -srclist f1	Runs the compile process on the listed files using the updated compile options to create database state c1 (reject results).
database set c0	Resets the current node to c0.
source pre_map_opts1.tcl	Sources a new Tcl file defining pre-map options.
run pre_map -file my.fdc -out Trial2	Runs the pre-map process using the defined options and the constraints from the FDC file. Names the database state Trial2.
source map_opts1.tcl	Sources a new Tcl file defining the map options.
run map	Runs the map process to create database state m1 (reject results).
database close	Closes the database.
database load MyDesignDB	Reloads the root project MyDesignDB.
source compile_opts2.tcl	Sources a new Tcl file defining compile options.
run compile -srclist f1 -out Trial3	Runs the compile process on the listed files using updated compile options. Names the database state Trial3.
source premap_opts2.tcl	Sources a new Tcl file defining pre-map options.
run pre_map -file my.fdc	Runs the pre-map process using the defined options and the constraints from the FDC file to create database state pm2 (reject results).
database set Trial2	Sets the current database state to Trial2
source map_opts2.tcl	Sources a new Tcl file defining map options.
run map	Runs the map process to create database state m2 (accept results).

Database File Access

The database is a closed database and you cannot manipulate the files directly. If you want to database state files, you can export individual files or packages of files for place and route, simulation, or verification (see export,

on page 54 in the *Command Reference Manual*). You can access or use an offline viewing mechanism to access reports generated by various states (see Checking Reports and Log Files, on page 512 in the *User Guide*).

You can also archive databases or extract files from archived databases using a built-in utility. For more information, see *Archiving and Unarchiving Databases*, on page 66 in the *User Guide*.



CHAPTER 2

Design Flow Scripts

This section provides a set of example design flow scripts, which include:

- Synthesis Flow, on page 18
- FPGA Synthesis with Multiple Task Exploration, on page 20
- Debug Scripts, on page 22

Synthesis Flow

The following examples illustrate commands executed in the shell to support a general design flow for synthesizing a design.

RTL Preparation

This example shows how to prepare the RTL source files.

```
# Launch a text editor to create an RTL file list; a file with
# a list of RTL files for the design. Save the file and quit
# the text editor when done:
% edit file MyRtlFilelist
# Launch a text editor to create a compiler options file; a
  file defining the desired compiler options for the run.
  Save the file and quit the text editor when done:
  edit file MyCompilerOptionsFile
# Report RTL diagnostics to flush out all parse errors. Analyze
# the report file for errors, correct, and re-iterate:
  source MyCompilerOptions.tcl
  report syntax check -filelist MyRtlFilelist.lst
# When the RTL is clean, proceed through full design compilation.
  The compile options set by sourcing MyCompilerOptions.tcl
  still apply:
% run compile -srclist MyRtlFilelist
```

FDC Constraint Application

This example continues from *RTL Preparation*, on page 18 and shows the application of FDC constraints.

```
# Launch a text editor to create a "global prep" options file: a # file defining the desired "global prep" options for the run. # Save the file and quit the text editor when done:
% edit file MyGlobalPrepOptions.tcl
```

```
# Create a constraints file using the constraints editor.
# Objects get pre-populated in the editor because the current
# database state is the compile state. When done in the editor,
# save the file but leave the application open:

% edit fdc -mode gui MyFdcFile.fdc

# Execute the "global preparation" operation:

% source MyGlobalPrepOptions.tcl
run pre_map -file MyFdcFile.fdc -out MyPrep
view report

# Examine the report file. Modify the constraints based on the
report. Save the modified FDC file and re-apply constraints.
# Iterate with run pre map until satisfied:
```

Mapper Execution

This example illustrates continues the design flow from *FDC Constraint Application*, on page 18 and illustrates the mapper process.

```
# Launch a text editor to create a mapper options file; a file
# defining the desired mapper options for the run. Save the
# file and quit the text editor when done:
% edit file MyMapperOptions.tcl
# Run the mapper:
% source MyMapperOptions.tcl
% run map
% view report
```

Simplified Synthesis Flow Batch Script

This batch script reproduces the results from *RTL Preparation*, on page 18, *FDC Constraint Application*, on page 18, and *Mapper Execution*, on page 19. The script assumes that the option values were set previously (option values are retained within a design project).

```
% source MyCompilerOptions.tcl
% run compile -file MyRtlFilelist
% source MyGlobalPrepOptionst.tcl
run pre_map -file MyFdcFile.tcl
% source MyMapperOptons.tcl
run map
% view report
```

FPGA Synthesis with Multiple Task Exploration

This section includes examples that show how multiple iterations of a task are used to evaluate performance.

Multiple Compile Nodes

For this example, assume a complete RTL file list.

```
# Create a compile database state using the default (runtime-
# optimized) compiler. Include the -out option to give the
# database state a unique name ("FST-COMP" in the example):

% source allOptions.tcl
run compile -filelist MyRtlFilelist -out FST-COMP
view report

# Create a second compile state using the performance-optimized
compiler. Include the -out option to give this state a
# unique name ("PERF-OPT" in the example):

% option set synthesis_strategy fast
run compile -filelist MyRtlFilelist -out PERF-OPT
view report
```

Multiple Prepare Tasks

This example uses the compile database states created in *Multiple Compile Nodes*, on page 20 to generate multiple prepare states.

```
# Using the compile PERM-OPT state, run global prep with GCC
# enabled to create prepare database state PERM_GCC:
% database set PERM-OPT
% option set fix_gated_and_generated_clocks 1
% run pre_map -file MyFdcFile -out PERM_GCC
% view report
```

```
# Do the same as above using database state FST-COMP as input to
# create prepare database state FST GCC.
% database set FST-COMP
% option set fix gated and generated clocks 1
% run pre map -fdc MyFdcFile -out FST GCC
% view report
# Map both compiler versions. The current database state at this
# point is FST GCC:
% run map -out MAP FST GCC
% database set PERF GCC
% run map -out MAP PERF GCC
# Launch analyst to compare the SRM and SRS files for the two
# compile modes. The first view schematic command brings up the
  SRS file (Technology view) from the map state. The second
# command brings up the SRM file (RTL view) from the pre-map
# state:
% view schematic (from MAP PERF GCC state)
 database set PERF GCC
% view schematic (from PERF GCC state)
# Now launch analyst to compare the SRM and SRS files for node
# FST GCC:
% database set FST GCC
% view schematic
% database set MAP FST GCC
% view schematic
# Run estimated timing on the mapped database states:
% report timing
```

Debug Scripts

The following examples illustrate launching the instrumentor and using IDC files in batch mode:

Instrumentation Window

This example opens the instrumentation window to create an IDC file.

```
# Use the pre instrument task to create an rtl debug node:
```

```
% run pre instrument -filelist MyFilelist
```

- # Open the instrumentation window to create an IDC file:
- % edit idc -mode gui
- # Instrument and save your design

RTL Instrumentation

This example instruments the RTL in batch mode and assumes an existing IDC file.

```
# Use the pre-instrument task to create rtl debug node RTLDbg:
```

```
% run pre instrument -filelist MyRtlFilelist -out RTLDbg
```

- # Annotate the IDC (and CDC) information to the SRS netlist.
- # Use the RtlDbg database state created from the previous
- # command to create the RtlDbgCompile node:
- % run compile -idc MyRtlDbg.idc -out RtlDbgCompile

SRS Instrumentation

This example instruments the SRS in batch mode and assumes an existing IDC file with SRS instrumentation directives.

```
# Generate design.srs consistent with the IDC file and using a
```

- # default compile database state:
- % run compile -filelist MyRtlFilelist

```
# Directly add the SRS instrumentation connections to the SRS.
# Use the RtlDbgCompile state created by the RTL Instrumentation
# example above as input. File MySrsDbg.idc triggers the SRS
# modifications for debug and creates prepare database
# state SrsDbg:
% run pre map -idc MySrsDbg.idc -out SrsDbg
```

RTL and SRS Instrumentation

This example instruments the RTL and SRS in batch mode and assumes an existing IDC file with SRS instrumentation directives.

Run the pre-instrument task to create an RtlDbg state:
% run pre_instrument -filelist MyRtlFilelist -out RtlDbg
Annotate the IDC file (and corresponding tool-generated.cdc)
information to the SRS. Use the RtlDbg database state from the
previous command as input to create compile state RtlDbgCompile:
% run compile -idc MyRtlDbg.idc -out RtlDbgCompile
Add the SRS instrumentation connections to the SRS.
Use the RtlDbgCompile state from the previous task as input.
IDC File MySrsDbg.idc triggers the SRS modifications
for debug and creates pre-map state RtlSrsDbg:
% run pre map -idc MySrsDbg.idc -out RtlSrsDbg



CHAPTER 3P

Graphical User Interface

The graphical user interface duplicates a number of the Tcl shell commands. Within this interface, dialog boxes and sub-menus are included to offer a complete graphical solution. The remainder of the chapter describes:

- Graphical Interface, on page 26
- Graphical Window, on page 29
- Menus, on page 32
- Icons, on page 85
- State Tree View Operations, on page 88
- Design Flow View Operations, on page 91
- Secondary Views, on page 96
- Task Dialog Boxes, on page 100
- PCF Graphical Editor, on page 116
- File List Editor, on page 128
- Options Editor, on page 134
- Add Vivado IP, on page 136
- Verdi Debug Setup, on page 137

Graphical Interface

The graphical interface is enabled by default. The figure below shows the initial Database View when the ProtoCompiler is first started.



The following describe the active functions and icons available from the initial Database Design Flow window.

Dock/Undock Current Window



Undocks the Database Design Flow window. An undocked window is docked by again clicking the icon.

Close 3



Closes the Database Design Flow window. The window is reopened by selecting Data View from the View drop-down menu or by pressing Ctrl-D.

New Database Setup



Opens the Create Database dialog where you enter a database directory location and a name for the database. Clicking OK opens the new database in the Database Design Flow window.

Open Database




Opens a browser where you can select an existing database directory. Clicking Choose opens the selected database in the Database Design Flow window.

Templates and Example



Opens the Templates and Examples dialog where you can run prepared examples or Tcl scripts.




To run an example, click on the example name on one of the tabs, navigate to the directory where the example is to be run, and click Choose. To use a Tcl script, click on the script name to open the Save Template dialog, navigate to the design directory where you want to run the script, and click Save. The script is copied to the specified directory and opened in a text editor window.

Recent Databases

Lists recent database projects. Clicking on a database name opens the database in the Database View window with the existing database states displayed.

Graphical Window

When a database is specified (either using New Database Setup or by opening an existing database), the Database View window on the left is redisplayed to show the current status of the database. The following figure shows the complete starting window with the updated Database View on the left, the TCL Script window on the right, and a set of drop-down menus and menu icons across the top.



Database View


The Database View displays either the current database states within the design or a graphic representation of the design flow according to which tab is selected at the bottom of the view. For descriptions of theses tab functions, see:

- State Tree View Operations, on page 88
- Design Flow View Operations, on page 91

These two tab share the fields at the top of the Database View.

Database Field Drop-down

Performs basic database functions including opening or closing a database or selecting a database from a list of recent databases. Opening another database prompts before replacing the current database.



Active Job Flow Field

Reports the currently running task as a result of execution of a run command. The task can be terminated at any time by clicking the adjacent stop button.

Tcl Script Window

The Tcl Script window is an interactive command shell that implements the Tcl command-line interface. You can type or paste Tcl commands at the prompt. For a list of the available commands, type help at the Tcl prompt. For general information about Tcl syntax, select Help ->TCL, for detailed information on the ProtoCompiler-supported Tcl commands, see the *ProtoCompiler Command Reference Manual*.


The Tcl script window also displays each command executed in the course of running ProtoCompiler whether it was initiated from a menu, button, or keyboard shortcut. Right-clicking inside the Tcl window displays a popup menu with the basic editing commands.

A secondary TSS Shell is available from the TCL Script window by typing launch tss at the Tcl Script prompt. This window is used to enter board-query commands.

TSS Builder Window

The TSS Builder Window is an interactive window that provides a graphical view of the system configuration in a Target System Specification (TSS) file. Open the window by selecting TSS Builder from the Tools Menu.

TSS Builder enables you to generate new TSS files or modify existing TSS files using graphical user interface. A menu bar with icons and usage information is available at the top of the window.



The System View provides a graphical view of all systems and connections in a TSS file. HAPS Systems are displayed in different colors based on the system information. Connections are color coded based on the cable length. You can select the graphical elements using a mouse. Right-click on various elements for pop-up menus with configuration options specific to the element. You can also enlarge the window to include more graphical elements. The Hide and Unhide option allows you to focus on select systems in the configuration.

For details on TSS Builder, see TSS Builder, on page 57.

For details on Generating and Modifying TSS files using TSS Builder, see *Generating TSS Files Using TSS Builder*, on page 228 in the User Guide.


Menus

A set of drop-down menus are at the top of the graphics window. These menus include:

- View Menu, on page 32
- Database Menu, on page 33
- State Menu, on page 36
- Tools Menu, on page 39 with Timing Analyst, on page 48
- Options Menu, on page 70
- Tech-Support Menu, on page 81
- Web Menu, on page 82
- Help Menu, on page 83

View Menu

The View menu controls the window display as outlined in the following table.



Increases or decreases the font size in menus from a drop-down menu selection. A Reset Font Size selection returns to the default size.
Displays the status icons in the lower right corner of the window when checked.
Opens a report view from the active database state. The available reports for each completed state are listed in order. The Report View is also available by clicking the View Reports icon in the menu bar or by entering Ctrl-R/
Generates a summary page detailing the results from each completed database state. The Summary View is also available by clicking the View Database Summary icon in the menu bar or by entering Ctrl-A.
Opens the Impact Information Window.
Opens the Report Messages View which lists the individual messages concerning a database state, see <i>Report Messages View</i> , on page 97. The Report Message View is also available by clicking the View Messages icon or by entering Ctrl-M.
Opens a dialog to enter the location of an exported formal verification report for viewing.
Reduces any open views to tabs and displays the TCL Script window.

Database Menu


The Database menu performs database operations, opens schematics for viewing, and performs archiving tasks.



O
Opens the Create Database dialog where you enter a database directory location and a name for the database. Clicking OK opens the new database in the Database Design Flow window. The menu selection is enabled when there is no active database and performs the same function as the New Database Setup button or the Create Database icon.
Opens a browser where you can select an existing database directory. Clicking Choose opens the selected database in the Database Design Flow window. The menu selection is enabled when there is no active database and performs the same function as the Open Database button or the Open Database icon.
Closes the current database and returns to the initial Database Design Flow window. Menu selection prompts to confirm closing and performs the same function as the Close Database icon.
Returns to the parent database from the current sub-database.
Opens the View Schematic from selected Database dialog box to allow selection of a database from the available listed databases. For more information, see <i>View Netlist Schematic from the Database Dialog Box</i> , on page 35.

Design Intent	Opens the Design Intent dialog to allow the optimization strategy to be defined for the ensuing operations. Selection is available only when a database is initially loaded. For more information, see <i>Synthesizing Based on Design Intent</i> , on page 493 in the <i>User Guide</i> .
Archive Database	Opens the first page of the archiving dialog box. See <i>Archiving and Unarchiving Databases</i> , on page 66 in the <i>User Guide</i> .
Un-Archive Database	Opens the un-archiving dialog box. See <i>Archiving and Unarchiving Databases</i> , on page 66 in the <i>User Guide</i> .

View Netlist Schematic from the Database Dialog Box



Select Database	Selects the active database. Use the adjacent browse button to locate the desired database; the current database is selected by default.
State Netlist	Lists the schematic netlists available within the selected database.
View button	Enabled when one or more state netlists are checked. Clicking the View button displays the corresponding schematic for the selected netlist state in an HDL analyst window. For information on using the HDL analyst, see Working in the Standard HDL Analyst Schematic, on page 157 in the ProtoCompiler Compiler and Mapper Guide.

State Menu

The State menu selects the database state to run. Database state selection is determined by both the current state of the design and the design flow.




View Reports	Opens a report view from the active database state. The available reports for each completed state are listed in order. The Report View is also available by clicking the View Reports icon in the menu bar or by entering Ctrl-R. For additional information, see Checking Reports and Log Files, on page 512 in the User Guide and Chapter 5, <i>Inputs, Reports and Log Files</i> in the Reference.
View Schematic	Opens a schematic, if available, for the current database state in the adjacent window (<i>designName</i> tab). The schematic view displayed depends on the current database state; when multiple schematics are available, the adjacent scroll bar selects the schematic for the corresponding database state.
Run pre-instrument	Opens the Run Instrumentation Preparation dialog box. The selection is enabled only from root. For additional information, see <i>Run Instrumentation Preparation Dialog Box</i> , on page 103, <i>Instrumenting the Design Before Compiling</i> , on page 642 in the <i>User Guide</i> and <i>run pre_instrument</i> , on page 149 in the <i>Command Reference</i> .

Run compile	Opens the Run Compile dialog box. The selection is enabled from root or from the pre-instrument state. For additional information, see <i>Run Compile Dialog Box</i> , on page 101, <i>Compiling the Design</i> , on page 77 in the <i>User Guide</i> and <i>run compile</i> , on page 132 in the <i>Command Reference</i> .
Run pre-map	Opens the Run Pre-Map dialog box. The selection is enabled only for the synthesis design flow and only after successful execution of a compile task. For additional information, see <i>Run Pre-Map Dialog Box</i> , on page 105, Running Pre-Map, on page 474 in the <i>User Guide</i> and <i>run pre_map</i> , on page 153 in the <i>Command Reference</i> .
Run map	Opens the Run Map dialog box. The selection is enabled only for the synthesis design flow and only after successful execution of a pre-map task. For additional information, see <i>Run Map Dialog Box</i> , on page 107, Mapping the Design, on page 490 in the <i>User Guide</i> and <i>run map</i> , on page 142 in the <i>Command Reference</i> .
Run pre-partition	Opens the Run Pre-Partition dialog box. The selection is enabled only for the partition design flow and only after successful execution of a compile task. For additional information, see <i>Run Pre-Partition Dialog Box</i> , on page 108, Using run pre_partition to Define Partitions, on page 324 in the <i>User Guide</i> , and <i>run pre_partition</i> , on page 155 in the <i>Command Reference</i> .
Run partition	Opens the Run Partition dialog box. The selection is enabled only for the partition design flow and only after successful execution of a pre-partition task. For additional information, see <i>Run Partition Dialog Box</i> , on page 109, Partitioning the Logic, on page 328 in the <i>User Guide</i> , and <i>run partition</i> , on page 144 in the <i>Command Reference</i> .

Run system-route	Opens the Run System Route dialog box. The selection is enabled only for the partition design flow and only after successful execution of a partition task. For additional information, see <i>Run System Route Dialog Box</i> , on page 111, Running System Route for the Top Level, on page 412 in the <i>User Guide</i> and run system_route, on page 160 in the <i>Command Reference</i> .
Run system-generate	Opens the Run System Generate dialog box. The selection is enabled only for the partition design flow and only after successful execution of a system-route task. For additional information, see <i>Run System Generate Dialog Box</i> , on page 113, Generating FPGAs, on page 416 in the User Guide, and <i>run system_generate</i> , on page 157 in the Command Reference.
Verify with Formality	Starts the Formality tool. For additional information, see <i>Verifying Single-FPGA Designs</i> , on page 945 in the User Guide.

Tools Menu

The Tools menu accesses tools for setting up and controlling the database flow through a set of editable input files.



Templates & Examples	Opens the Templates and Examples dialog where you can run prepared examples or Tcl scripts, see <i>Templates</i> and <i>Example</i> , on page 27.
Edit Options	Opens the Options Editor dialog to allow you to change the default option settings. For more information on the PCF editor, see <i>Options Editor</i> , on page 134.
Edit File List	Prompts for a new or existing file-list file and then opens the file list editor. For more information on the PCF editor, see <i>File List Editor</i> , on page 128.
Edit Debug Constraints	Opens the selected IDC file in either the instrumentor GUI or in a text editor.
Edit FPGA Constraints	Prompts for an FDC constraint file and then opens the file in the constraints editor GUI. For more information on the constraints editor, see Using the Constraints Editor, on page 16 in the <i>ProtoCompiler Compiler and Mapper Guide</i> .

Edit Partition Constraints	Prompts for a PCF file and then opens the PCF editor GUI. For more information on the PCF editor, see <i>PCF Graphical Editor</i> , on page 116.
Timing Report View	The Timing Report View displays timing reports, lets you view and query critical timing paths, and correlate your timing results, see <i>Timing Report View</i> , on page 40.
Timing Analyst	The Timing Analyst or timing analyzer lets you generate custom reports for paths, see <i>Timing Analyst</i> , on page 48.
Import Vivado IP	Prompts for a Vivado IP file or directory for import. For more information on adding Vivado files, see <i>Add Vivado IP</i> , on page 136.
Process BD IP	Prompts for a Vivado block design (BD) file to automatically processes and convert it to a DCP file. You can then use the DCP file to import the IP. See <i>Importing IP from a Block Design File</i> , on page 356 in the <i>ProtoCompiler Compiler and Mapper Guide</i> .
Process View	Opens the Process View window that shows all processes that are running and that have been run.
TSS Builder	Opens the TSS Builder Window. The TSS Builder enables you to generate or modify Target System Specification (TSS) files for prototyping projects that involves multiple HAPS systems and daughter boards. The TSS Builder Window displays a graphical representation of the Systems, Daughter Cards, Connections, and Clocks defined in the TSS files. See <i>TSS Builder</i> , on page 57.


Timing Report View

Use the Tools->Timing Report View command or its associated icon () to display the Timing Report View tool. The Timing Report View displays timing reports, lets you view and query critical timing paths, and correlate your timing results. You can compare synthesis timing results with P&R Static Timing Analysis (STA) results and determine if paths for timing end points, start points, and requested periods match.

For more information, see *Viewing and Correlating Results with the Timing Report View*, on page 535 in the *ProtoCompiler User Guide*.

System Timing Tab

System Timing results are displayed from System Generate state.



The following table describes the options you can set on the System Timing tab.


Field	Description
System Timing Options	
Generate	
System Timing Button	Generate the system timing report for the selected path.
Find	Locate clock and instance names in this view.
Expand All	Expand all paths for the specified clock or instance.
Collapse All	Collapse all paths for the specified clock or instance.
Options	Specify the number of P&R paths per end point to include in the synthesis timing report. The default is 1.
	For details, see <i>Synthesis Timing Options</i> , on page 44.
System Timing Report	
Clock Name / End Instance	Clock name or name of end point instance

Field	Description
End Type	Type of end point instance from the P&R tool that can be specified as
	• reg
	• port
Slack	Slack value
Correlated Status	Status of timing report paths:
	 Green Check Mark- Paths passed correlation
	 Red X Mark- Paths failed correlation - Float over the cell for a tool tip describing the error.
	 Gray - Correlation not run for paths
Start Instance	Name of start point instance
Start Type	Type of start point instance from the P&R tool that can be specified as
	• reg
	• port
End Clock	End rising/falling clock
Start Clock	Start rising/falling clock
Clock Skew	Clock skew value
Required Period	Requested period
·	

Synthesis Timing and Correlation Tab

The Timing Report View runs Vivado place and route. You can access place-and-route timing paths that can be compared and correlated with their corresponding synthesis paths. When the synthesis path correlates to a place-and-route path, the P&R path is displayed below the synthesis path. Synthesis Timing results are displayed from the Map state. Synthesis timing is considered the golden timing when correlating to P&R when in the Synthesis Timing and Correlation tab.

The Synthesis Timing and Correlation and P&R Timing and Correlation tabs are mutually exclusive. The panel in front is active and uses the selected paths to run the options for the synthesis timing correlation report or the P&R timing correlation report.



The Synthesis Timing and Correlation and P&R Timing and Correlation tabs are mutually exclusive. The panel in front is active and uses the selected paths to run the options for the synthesis timing correlation report or the P&R timing correlation report.

The following table describes the options you can set on the Synthesis Timing and Correlation tab.

Field	Description	
Synthesis Timing Options		
P&R Directory	Select the P&R directory for an implementation or other project.	
Correlate • All Paths Button • Selected Path Button	Run the timing correlation report for all paths or only selected paths.	
Generate		
Synthesis Report Button	 Generate the synthesis timing report for the selected path. 	
P&R Report Button	 Display the P&R report file (twr) for the selected path. 	
Find	Locate clock and instance names in this view.	
Expand All	Expand all paths for the specified clock or instance.	

Field	Description
Collapse All	Collapse all paths for the specified clock or instance.
Options	Specify the number of P&R paths per end point to include in the synthesis timing report. The default is 1.
	For details, see <i>Synthesis Timing Options</i> , on page 44.
Synthesis Timing Report	
Clock Name / End Instance	Clock name or name of end point instance
End Type	Type of end point instance from the P&R tool that can be specified as
	• reg
	• port
Slack	Slack value
Correlated Status	Status of timing report paths:
	 Green Check Mark- Paths passed correlation
	• Red X Mark- Paths failed correlation - Float
	over the cell for a tool tip describing the error.
	Gray - Correlation not run for paths
Start Instance	Name of start point instance
Start Type	Type of start point instance from the P&R tool that can be specified as
	• reg
	• port
End Clock	End rising/falling clock
Start Clock	Start rising/falling clock
Clock Skew	Clock skew value
Required Period	Requested period


Synthesis Timing Options

The Synthesis Timing Options dialog box lets you specify the number of paths per end point to include in the synthesis timing report.

For the Synthesis Timing and Correlation that correlates to place and route results, you can specify the following effort levels:


- low Runs a default timing report for Vivado (no -from/-to filtering). From this report a first-pass correlation is run. For the paths that did not correlate, switch to effort medium and rerun for All Paths, or select individual paths and run Selected Path.
- medium Performs a low effort run, but continues to run the second-pass correlation until there is no further convergence of results. This occurs when the number of correlation failures does not change from the previous run.
- high Performs a medium effort level run. However, whenever convergence stops, it then continues running correlation on the remaining individual paths until all have been attempted. Be aware that effort level high can incur large runtimes, because Vivado is called repeatedly.

Check the Enable Back Annotation box to enable using back-annotated timing data. Note that if you have not done the back annotation process, report timing will produce an error.



P&R Timing Correlation Tab

The P&R Timing Correlation tab allows you to set options for timing.



The Synthesis Timing and Correlation and P&R Timing and Correlation tabs are mutually exclusive. The panel in front is active and uses the selected paths to run the options for the synthesis timing report or the P&R timing correlation report. P&R Timing results are displayed and they are considered golden when correlating to Synthesis when in P&R Timing and Correlation tab.


The following table describes the options you can set on the P&R Timing and Correlation tab.

Field	Description
P&R Timing Options	
P&R Directory	Select the P&R directory for an implementation or other project.
Correlate • All Paths Button • Selected Path Button	Run the timing correlation report for all paths or only selected paths.
Generate Synthesis Report Button P&R Report Button	 Generate the synthesis timing report for the selected path. Display the P&R report file for the selected path.
Find	Locate clock and instance names in this view.
Expand All	Expand all paths for the specified clock or instance.
Collapse All	Collapse all paths for the specified clock or instance.

Options	Set P&R timing correlation options.
Cp. Ci.	For more information, see <i>P&R Timing and</i>
	Correlation Options, on page 48.
P&R Timing Report	
Clock Name/ End Instance	Paths listed by end point for each UCF Constraint.
End Type	Type of end point instance from the P&R tool that can be specified as:
	• reg
	• port
Slack	Slack value
Correlated Status	Status of timing report paths:
	Green Check Mark- Paths passed correlation
	• Red X Mark- Paths failed correlation - Float over the cell for a tool tip describing the error.
	 Gray - Correlation not run for paths
Start Instance	Name of the start point instance
Start Type	Type of start point instance from the P&R tool that can be specified as:
	• reg
	• port
End Clock	End rising/falling clock
Start Clock	Start rising/falling clock
Clock Skew	Clock skew value
Required Period	Requested period

P&R Timing and Correlation Options

The P&R End Point Correlation Options dialog box lets you specify the options to narrow the scope of paths included in the timing correlation report.



Enable any of the options in the following table:


Options	Description
Paths per Endpoint	Specify the number of P&R paths per end point to include in the synthesis timing report. The default is 1.
Slack Margin	This option directs the timing comparison routines to compare the reported slack for a P&R path to the same path in synthesis, if found. When a P&R path successfully correlates to a synthesis path, this option further checks that reported slacks are within the given range (in nanoseconds) of each other. When enabled, slacks that are within the given range show up as green and slacks out of range show up as red. Use the tool tip to fly over red slacks with the cursor to see a report of the slack found in synthesis.
Default STA	Use the default timing report from P&R to populate the End Point/Start Point Table. Use the option early on to verify the P&R critical paths in a design. This is the default.

Timing Analyst

The Timing Analyst or timing analyzer lets you generate custom reports for paths. You can access the timing analyst by selecting Tools->Timing Analyst or by clicking the icon (**). See the following for more details:

- Timing Report Generation Dialog Box, on page 49
- Timing Analyst Through Points, on page 51
- Path Filter Combinations for the Timing Analyst, on page 52
- Timing Analyst Examples with Wildcards, on page 55
- Generating Custom Timing Reports with the Timing Analyst, on page 541 in the *User Guide*

Timing Report Generation Dialog Box



The following table provides brief descriptions of the parameters for generating a custom timing report. See *Generating Custom Timing Reports with the Timing Analyst*, on page 541 in the *User Guide f*or information on generating timing reports with the Timing Analyst.

Option	Description
From or To	Specifies the starting (From) or ending (To) point of the path for one or more objects. It must be a timing start point (From) or end (To) point for each object. Use this option in combination with the others in the Filters section of the dialog box. See <i>Path Filter Combinations for the Timing Analyst</i> , on page 52 for examples of using filter combinations.
	You can use the get command to specify names. See Specifying From, To, and Through Points for Custom Timing Reports, on page 544 in the <i>User Guide</i> for information on object names.
Through	Reports all paths through the specified point or list of objects. Use this option in combination with the others in the Filters section of the dialog box. See the following for additional information:
	• Timing Analyst Through Points, on page 51
	• Path Filter Combinations for the Timing Analyst, on page 52.
Clock Filters: Rise From/To Fall From/To	Specifies the rise from/to and fall from/to points for clock objects or clock aliases. See <i>Specifying From, To, and Through Points for Custom Timing Reports</i> , on page 544 in the <i>User Guide</i> for information on object names.
Limit Number of Paths to	Specifies the maximum number of paths to report. The default is 5. Use this option in combination with the others in the Filters section of the dialog box. See <i>Number and Slack Path Filters</i> , on page 52 for additional information.
Enable Slack Margin (ns)	Limits the report to paths within the specified distance of the critical path. Use this option in combination with the others in the Filters section of the dialog box. See <i>Number and Slack Path Filters</i> , on page 52 for additional information.
Vivado Timing	When enabled, uses the Vivado timing engine to run timing analysis instead of the Timing Analyst.
Vivado Netlist Path	Specifies the path for the Vivado netlist. This is required to run Vivado timing analysis
Vivado Report Timing File	Specifies a location for the timing report generated by Vivado timing analysis. Specified paths are relative to the current working directory. If no path is specified, the results are printed in the Tcl window for the prototyping tool.

Option	Description
Run Timing with Back Annotated Delays	When selected, enables running timing analysis with delay values back annotated from Place and Route. See <i>Importing Place and Route Results for Backannotation</i> , on page 584 in the <i>User Guide</i> .
Timing SubState name	Specifies a name for the substate generated by timing analysis.
Generate	Generates the specified timing report.

Timing Analyst Through Points

You can specify through points for nets (n:), hierarchical ports (t:), or instantiated cell pins (t:).

OR list Enter the points as a space-separated list. The points are treated as an OR list and paths are reported if they crosses any of the points in the list. For example, when you type the following, the tool reports paths that pass through points b or c:


{n:b n:c}

See Through Points: OR List Filter for Timing Analyst, on page 51.

See Specifying From, To, and Through Points for Custom Timing Reports, on page 544 in the *User Guide* for more information about specifying through points.

Through Points: OR List Filter for Timing Analyst

This example reports the five worst paths through port bdpol or net aluout. You can enter the through points as a space-separated list (enclosing the list in braces is optional.)



Path Filter Combinations for the Timing Analyst

This section describes how to use a combination of path filters to specify what you need and how to specify start and end points for path filtering.

Number and Slack Path Filters

The Limit Number of Paths To option specifies the maximum number of paths to report and the Enable Slack Margin option limits the report to output only paths that have a slack value that is within the specified value. When you use these two options together, the tighter constraint applies, so that the actual number of paths reported is the minimum of the option with the smallest value. For example, if you set the number of paths to report to 10 and the slack margin for 1 ns, if the design has only five paths within 1 ns of critical, then only five paths are reported (not the 10 worst paths). But if, for example, the design has 15 paths within a 1 ns of critical, only the first 10 are reported.

From/To/Through Filters

You can specify the from/to points for a path. You can also specify just a from point or just a to point. The from and to points are one or more hierarchical names that specify a port, register, pin on a register, or clock as object (clock alias). Ports and instances can have the same names, so prefix the name with p: for top-level port, i: for instance, or t: for hierarchical port or instance pin. However, the c: prefix for clocks is required for paths to be reported.

The timing analyst searches for the from/to objects in the following order: clock, port, bit port, cell (instance), net, and pin. Always use the prefix qualifier to ensure that all expected paths are reported. Remember that the timing analyst stops at the first occurrence of an object match. For buses, all possible paths from the specified start to end points are considered.

You can specify through points for nets, cell pins, or hierarchical ports.

You can simply type in from/to or through points. You can also cut-and-paste or drag-and-drop valid objects from the compiled or mapped views into the appropriate fields on the Timing Report Generation dialog box. Timing analysis requires that constraints use the Tech View name space. Therefore, it is recommended that you cut-and-paste or drag-and-drop objects from the mapped view rather than the compiled view.

This following examples show how to specify start, end, or through point combinations for path filtering.


From/To Filter Points: Single Register to Single Register



From/To Filter Points: Clock Object to Single Register



From/To Filter Points: Single Bit of a Bus to Single Register



From/To Filter Points: Single Bit of a Bus to Single Bit of a Bus




From/To Filter Points: Multiple Bits of a Bus to Multiple Bits of a Bus




From/To Filter Points: With Hierarchy

This example reports the five worst paths for the net foo:




Through Filter Points: Through a Net



Through Filter Points: Through a Hierarchical Port

This example reports the five worst paths for the hierarchical port bdpol:



Timing Analyst Examples with Wildcards

You can use the question mark (?) or asterisk (*) wildcard characters for object searching and name substitution. These characters work the same way in the synthesis tool environment as in the Linux environment.

The? Wildcard

The ? matches single characters. If a design has buses op_a[7:0], op_b[7:0], and op_c[7:0], and you want to filter the paths starting at each of these buses, specify the start points as op_?[7:0]. See *Timing Analyst Example: ? Wildcard in the Name*, on page 56 for another example.

The * Wildcard

The * matches a string of characters. In a design with buses op_a2[7:0], op_b2[7:0], and op_c2[7:0], where you want to filter the paths starting at each of these objects, specify the start points as op_*[*]. The report shows all paths beginning at each of these buses and for all of the bits of each bus. See *Timing Analyst Example: * Wildcard in the Name (With Hierarchy)*, on page 56 and *Timing Analyst Example: * Wildcard in the Bus Index*, on page 56 for more examples.


Timing Analyst Example: ? Wildcard in the Name

The ? is not supported in bus indices.




Timing Analyst Example: * Wildcard in the Name (With Hierarchy)

This example reports the five worst paths, starting at block rxu_fifo and ending at block rxu_channel within module nac_core. Each register in the design has the characters reg in the name.



Timing Analyst Example: * Wildcard in the Bus Index

This example reports the five worst paths, starting at op_b, and ending at d_out, taking into account all bits on these buses.



TSS Builder

Creating a TSS file manually with several system connections, clocks, and I/O connections may be a tedious task when there are a number of HAPS systems in a prototyping project.

The TSS Builder enables you to view a graphical representation of the systems, daughter boards, connections, and clocks defined in a TSS file. Using the TSS Builder, you can modify TSS files graphically, or generate new TSS files. TSS Builder helps you avoid wrong connections. Required board description files can also be generated automatically.

For details on generating or modifying a TSS File using TSS Builder, see *Generating TSS Files Using TSS Builder*, on page 228 in the *User Guide*.

TSS Builder supports:

- Reading entire system and displaying the configuration graphically.
- Configuring inter-board connections with clocks and CDE chaining.
- Creating TSS file within the TSS Builder window manually.
- Connecting several HAPS systems and daughter boards.
- Checking cable connections.

TSS Builder supports several HAPS Systems, Daughter Boards, and HapsTrak 3 cables. Following sections provides details on supported HAPS systems, daughter boards, cables, and limitations.

- Supported Systems, on page 57
- Supported Daughter Boards, on page 58
- Supported Cables, on page 58
- Limitations, on page 59

Supported Systems

The TSS Builder supports the following HAPS Systems:

HAPS-70 S12	HAPS-80 S26	HAPS-80D Single
HAPS-70 S24	HAPS-80 S52	HAPS-80D Dual
HAPS-70 S48	HAPS-80 S104	

Supported Daughter Boards

The TSS Builder supports the following Daughter Boards:

- BREAKOUT_HT3
- CON_HT3
- DDR3_SODIMM2R_HT3
- DDR3_SODIMM_HT3
- DDR4_HT3
- DTD_MEM
- ECDB
- EXT CABLE40 HT3
- FMC_ADAPTER_HT3
- FMCL_CABLE_HT3
- GPIO HT3
- HTII_ADAPTER2_HT3
- HTII_ADAPTER_HT3
- HTII_LS_ADAPTER_HT3
- JUNO_ADAPTER_HT3
- LAB HT3
- LAI_HT3_SE
- LPDDR3_HT3
- SRAM_HT3
- UMRBUS IF

Supported Cables

TSS Builder supports HapsTrak 3 cables with various lengths. Cables are represented in different colors based on their length.

CON_CABLE_25_HT3	HapsTrak 3, 25 meter connection cable.	
CON_CABLE_50_HT3	HapsTrak 3, 50 meter connection cable.	
CON_CABLE_100_HT3	HapsTrak 3, 100 meter connection cable.	
CON_CABLE_150_HT3	HapsTrak 3, 150 meter connection cable.	
CON_CABLE_200_HT3	HapsTrak 3, 200 meter connection cable.	

Limitations

- Auto cabling is not supported.
- If you are modifying a TSS file that was not created using a TSS Builder:
 - Option -auto for board_system_create -interconnect -manual cable settings is supported. But, lines with such configuration details are preserved and added to the generated TSS file.
 - A warning is displayed if there are references to daughter boards that are not supported by TSS Builder. But, the references are omitted from the TSS file generated using the TSS Builder. You may have to add these references manually.
- On a HAPS-80 system, you cannot configure connectors A1, A2, and A3.
 TSS Builder displays these connectors in white.
- If you are creating TSS file for HAPS-80D:
 - Only two HAPS80D systems can be added to the TSS.
 - You cannot add HAPS-80D with any other system or the UMRBus interface.

 You cannot configure connectors A1, A2, A3, and A12. TSS Builder displays these connectors in white.

Menu and Icons

The TSS Builder Window displays the following Icons:

Create New TSS




Provides a blank TSS window to start creating a new system configuration. You can Open a TSS file and modify it, or use Add System to create a completely new TSS file.

Open TSS File



Opens the folder to select an existing TSS File.




You can view a graphical rendition of the selected TSS file and further modify the file using the TSS builder.

Add System




Opens an Add System dialog box to add supported HAPS systems and daughter boards to the system configuration.



Remove System




Opens a Select System dialog box with a list of HAPS systems and daughter boards added to the system configuration.



Hide System



Opens the Select System dialog box with a list of all systems in the configuration. Select the systems from the list to hide them in the GUI. This also hides all connections to and from the selected system.




This helps you focus on specific systems and connections when you have a large number of systems in the configuration.

Unhide System



Opens the Select System dialog box with a list of hidden systems in the configuration. Select the systems you want to view in the GUI.



Generate TSS




Generates a TSS file from the system configuration done graphically in the TSS Builder.

System View




Provides a graphical representation of all systems in the TSS file. The TSS Builder window displays the HAPS systems, CDE connections, and clock connections. You can modify connections, rename systems, and add or remove systems from this view.


The following is an example of system view with HAPS-70 and HAPS-80 systems, and a UMRBUS IF:



The following is an example of system view with two HAPS-80D systems and a UMRBUS_IF.




The following is an example of system view with HAPS systems connected to an ECDB:




Clock View



Provides a graphical view of the clock details. You can modify the clock details from this view. Use the drop-down menu to select the HAPS system to modify the clock details.




The following is an example of the clock view for a HAPS-80D system:





Displays connections between the systems in a table format.



Each row in the table represents a connection in the system configuration. Name of the connection, ports connected, and the cable used for the connection is displayed in this table.

You may create new connections by entering connection details directly to the table. Connections entered in the table gets reflected in the graphical view.

Daughter Board Table



Displays the daughter boards details in a table format.



Each row in the table represents a daughter board. Daughter board name, given name, HAPS system to which the board is connected, ports used by the daughter board, and notes are displayed for each board.

Zoom In



Magnifies the display within the TSS Builder window.

Zoom Out



Reduces the size of the display within the TSS Builder window.

Fit Screen



Fits the system configuration display to the exact window size in the TSS Builder Window.


Options Menu

The Options menu sets editor, environment, and analyst options for the tool.

Options	
Editor Options	
Environment Options	
Report External Tool Versions	
Schematic Options	
Use Legacy HDL Analyst (obsolete)	

Editor Options	Opens the Editor Options - Constraints Files dialog to allow the text editor option settings to be modified for the session. For more information on the Synopsys editor, see <i>Editor Options - Constraints Files Dialog Box</i> , on page 71.
Environment Options	Opens the Environment Variables Options dialog to allow system environment variables to be set for the ProtoCompiler. See <i>Environment Variables Options Dialog Box</i> , on page 72.
Report External Tool Versions	Opens the External Tool Versions window showing the supported versions and install environment of external tools.
Schematic Options	Opens dialog boxes for setting options of the HDL Analyst schematics. For more information, see either:
	• HDL Analyst Options Dialog Box , on page 72
	• Standard HDL Analyst Options Dialog Box , on page 74.

Editor Options - Constraints Files Dialog Box




Command	Description
Synopsys Editor	Sets the Synopsys text editor as the default text editor.
External Editor	Uses the specified external text editor program to view text files from within ProtoCompiler. The executable specified must open its own window for text editing; files opened with an external editor cannot be crossprobed. See Using an External Text Editor for a procedure.
File Type	Defines the text editor preferences for the supported file types from the drop-down list.
Font	Selects the font to be used with the text editor from the drop-down list.

Command	Description
Font Size	Defines the font size to use with the text editor from the drop-down list.
Keep Tabs/Tab Size	Defines the tab setting for the text editor.
Syntax Coloring	Defines foreground or background syntax coloring to use with the text editor using the standard color pallet.


Environment Variables Options Dialog Box

The Environment Variables Options dialog box lists the available environment variables and their current settings. Click the variable name in the Option column to display the description.



HDL Analyst Options Dialog Box

Select Options->Schematic Options to display a dialog box where you define preferences for the HDL Analyst schematic. For details see *Setting the Schematic Preferences*, on page 103 in the *User Guide*.



The following options are on the HDL Analyst Options panel.

Field/Option	Description
Default View	Specify how you want the schematic views to display: • Compact View - Displays cluster modules based on interconnectivity, for example, highly interconnected modules are grouped closer together. The compact view is expected to take longer to load, however, the view will be useful when, for example, manually partitioning a designClocks View - Displays all sequential elements connected to clock nets so that clocks in the design can be debugged.
	 Dataflow View - Displays objects from a left to right datapath flow. This is the default.
Routing Detail	 Specify how the tool determines the detailed routing for the design:Standard - This is the default. Quick - Direct net connections
Display Instance Limit	When enabled, uses the specified limit to display instances. The default is 10000.
Expand Instance Limit	When enabled, uses the specified limit to expand instances. The default is 1000.

Field/Option	Description
Grow Label Zoom Factor	Specify a zoom factor for labels displayed in the schematic view.
	Select a value between 1 and 10, where labels are shown increasing in size respectively. Changes will appear in the next opened schematic view. The default is 2.
Allow Automatic Grouping	When enabled, automatic grouping is performed.
Show View Names	When enabled, module names are displayed.
Undock Schematic	When enabled, schematic is not docked.
Show Instance Names	When enabled, instance names are displayed.
Show Port Names	When enabled, port names are displayed.
Show Pin Names	When enabled, pin names are displayed.
Show design out of date popup message	When enabled, shows the design out of date popup message.
Restore Defaults	Click this button to reset all options to their defaults.


Standard HDL Analyst Options Dialog Box

Select Options->HDL Analyst Options to display the HDL Analyst Options dialog box, where you define preferences for the HDL Analyst schematic views (compile and map views). For details, see *Setting Schematic Preferences*, on page 164 in the *User Guide*.

For information about the options, see the following, which correspond to the tabs on the dialog box:

- Text Panel, on page 75
- General Panel, on page 76
- Sheet Size Panel, on page 79
- Visual Properties Panel, on page 81


Text Panel



The following options are in the Text panel.

Field/Option	Description
Show text	Enables the selective display of schematic labels. Which labels are displayed is governed by the other Show * features and Instance name, described below.
Show port name	When enabled, port names are displayed.
Show symbol name	When enabled, symbol names are displayed.
Show pin name	When enabled, pin names are displayed.
Show bus width	When enabled, connectivity bit ranges are displayed near pins (in square brackets: []), indicating the bits used for each bus connection.
Instance name	Determines how to display instance names: • Show instance name • Show short instance name • No instance name
Set Defaults	Set the dialog box to display the default values.

General Panel




The following options are in the General panel.

Field/Option	Description	
Show hierarchy browser	When enabled, a hierarchy browser is present at the left pane of schematic view.	
Show tooltip in schematic When enabled, displays tooltips that when how over objects in the schematic view.		
Compact symbols	When enabled, symbols are displayed in a slightly more compact manner, to save space in schematics. When this is enabled, Show cell interior is disabled.	
Show cell interior	When enabled, the internal logic of cells that are technology-specific primitives (such as LUTs) is shown in mapped views. This is not available if Compact symbols is enabled.	
Show sheet connector index	When enabled, sheet connectors show connecting sheet numbers.	
Compress buses	When enabled, buses having the same source and destination instances are displayed as bundles, to reduce clutter. A single bundle can connect to more than one pin on a given instance. The display of a bundle of buses is similar to that of a single bus.	

Field/Option	Description
No buses in technology view	When enabled, buses are not displayed, they are only indicated as bits in a mapped view. This applies only to flattened views, not to hierarchical views that have been flattened.
Display color-coded clock nets	Displays clock nets in the HDL Analyst View with the color green. See <i>Color-coded Clock Nets</i> , on page 77.
Dissolve levels	The number of levels to dissolve, during HDL Analyst->Dissolve Instances.
Instances added for expansion	The maximum number of instances to add during any operation (such as HDL Analyst->Hierarchical->Expand) that results in a <i>filtered</i> schematic. When this limit is reached, you are prompted to continue adding more instances.
Maximum Routable Endpoints	Specifies the maximum number of endpoints for nets, which the synthesis tool routes to their explicit connection endpoints in the design to improve HDL Analyst performance.
	The default value is set to 2000. You can use this option to change this value. For more information, see <i>Results of Maximum Routable Endpoints in the HDL Analyst View</i> , on page 78.

Color-coded Clock Nets


Clock nets are displayed with the color green in the schematic views.



Results of Maximum Routable Endpoints in the HDL Analyst View


Use the Maximum Routable Endpoints option to specify the maximum number of endpoints for nets in the design to be explicitly routed to their connection endpoints. When you adjust the default value of 2000 sufficiently, improvements in performance can be seen in the HDL Analyst tool.

When the number of connection endpoints routed for the design has been reduced, you will see dashes (---) for these endpoints in the schematic view. Note that you can still select these endpoints and perform any viable operation for these nets as shown in the compile view below.



Note: Occasionally, the software does not route nets. You will see dashes (---) for these endpoints in the schematic view. Note that you can still select these nets and perform any viable operation for them.

Sheet Size Panel




The following	ontions	are in	the	Sheet Size no	ne1
THE IOHOWHIS	opuons	arc III	uic	SHEEL SIZE PE	arier.

Maximum instances	Defines the maximum number of instances to display on a single sheet of an unfiltered schematic. If a given hierarchical level has more than this number of instances, then it will be partitioned into multiple sheets.
Maximum filtered instances	Defines the maximum number of instances to display on a filtered schematic sheet, at any visible hierarchical level. This limit is applied recursively, at each visible <i>level</i> , when the sheet itself is a level or when each transparent instance is a level (even when within another transparent instance.
	Whenever a given level has more child instances inside it than the value of Filtered Instances, it is divided into multiple sheets.
	At each level except the sheet itself, an additional margin of allowable child instances is added to the Maximum filtered instances value, increasing its effective value. This means that you can see more child instances than Maximum filtered instances itself implies.
	The Maximum filtered instances value must be at least the Maximum instances value.
Maximum Instance Ports	Defines the maximum number of instance pins to display on a schematic sheet.

Visual Properties Panel

Controls the display of the selected property in open HDL Analyst views. The properties are displayed as colored boxes on the relevant objects. To display these properties, the View->Visual Properties command must also be enabled. For more information about properties, see Viewing Object Properties, on page 158 in the *User Guide*.



The following options are in the Visual Properties panel.

Show	Toggles the property name and value is displayed in a color-coded box on the object.
Property	Sets the properties to display.
RTL	Enables or disables the display of visual properties in the compile view.
Tech View	Enables or disables the display of visual properties of in the mapped view.
Value Only	Displays only the value of an item and not its property name.

Tech-Support Menu

The Tech-Support menu contains information and the actions you can take when you encounter problems running your designs or working with the Synopsys FPGA Implementation products.

Command	Description
Web Support	Opens the Synopsys SolvNetPlus Support page from where you can:
	 Log on to SolvNetPlus to request Synopsys technical support.
	 Access the Synopsys Products, Downloads, Training, and Documentation pages that have links to product information.
	See <i>Web Support Command</i> , on page 82 for more information.

Web Support Command

Through the Synopsys SolvNetPlus Support page, you can access Products, Downloads, Training, and Documentation pages on the Synopsys website as well as submit requests for technical support through SolvNetPlus. To use SolvNetPlus, you must have a user account. You are prompted for your SolvNetPlus account when you select Tech-Support->Web Support from the main menu.



Web Menu

This menu contains commands that access up-to-date information from Synopsys Support.

Command	Description
Go to SolvNet	Opens the home page for the Synopsys SolvNetPlus Search support. This website contains links to useful technical information. You can search for new or updated articles or documentation, such as application notes, white papers, release notes, and other user-oriented documentation.
Go to Training Center	Opens the Synopsys training web page for Synopsys products. Synopsys offers both online web-based training courses, as well as classroom training courses taught by Synopsys personnel. Select the FPGA Implementation courses from the drop-down menu.
Synopsys Home	Opens the Synopsys home web page for Synopsys products.
FPGA Implementation Tools	Opens the Synopsys FPGA design solution web page for Synopsys FPGA products. You can find information about the full line of Synopsys FPGA Implementation products here.

Help Menu

The Help menu provides a level of user help from within the graphical window. The following table describes the individual Help menu selections and their functions.

Command	Description
Help Topics	Displays hyperlinked online help for the product.
HAPS Design Advisor	Displays the HAPS Design Advisor which provides guidance, advice, and best practices for prototyping using ProtoCompiler.
How to Use Help	Displays help on how to use Synopsys online help.
PDF Documents	Displays an Open dialog box with hyperlinked PDF documentation on the product including user guides and reference manuals. An Adobe Acrobat Reader is required to view the PDF files.

Command	Description	
Error Messages	Displays help on the message viewer.	
TCL	Displays help for Tcl commands.	
License Agreement	Displays the Synopsys FPGA software license agreement.	
Floating License Usage	Specifies the number of floating licenses available and the number of licenses currently in use.	
About this program	Displays the About dialog box, showing the synthesis tool product name, license expiration date, customer identification number, version number, and copyright. Clicking the Versions button in the About dialog box displays the Version Information dialog box, listing the installation directory and the versions of all the synthesis tool compiler and mapper programs.	

Icons

The menu bar icons are described in the following subsections. The individual icons are enabled for specific database conditions; a number of the icons duplicates functions available both from the drop-down menus and the Database View window.

Create Database



Opens the Create Database dialog where you enter a database directory location and a name for the database. Clicking OK opens the new database in the Database View window. The icon performs the same function as the New Database Setup button in the initial Database Design Flow window.

Open Database



Opens a browser where you can select an existing database directory. Clicking Choose opens the selected database in the Database Design Flow window. The icon performs the same function as the Open Database button in the initial Database Design Flow window.

Close Database 💢



Closes the current database and returns to the initial Database Design Flow window.

Edit Options In



Opens the Options Editor dialog to allow you to change the default option settings. The options are listed with their current value settings. Options with enable/disable (Boolean) values use a check box, and options with string values use a drop-down menu. Changing an option value in the dialog does not change the value of a corresponding option defined in a constraint file. For a description of the editor, see *Options Editor*, on page 134.

Edit File List



Opens the initial File List Editor dialog box to create or edit a file list. For a description of the editor, see File List Editor, on page 128.

Edit Identify Design Constraint

Prompts for an IDC file by opening the Edit Instrumentation dialog box. Selecting a previous instrumentation file and clicking Open opens the file in the instrumentor GUI or a text editor. For information on editing IDC files, see Instrumenting the Design for Debug, on page 641 in the User Guide.

Edit FPGA Constraint



Opens the FPGA constraint editor, a spreadsheet-like editor with a number of panels for entering and managing timing constraints and synthesis attributes. For more information, see Specifying FDC Constraints, on page 20 in the Compiler and Mapper Guide.

Edit Partition Constraints h



Opens the PCF (Partition Constraint File) interactive editor for PCF files. The editor is available from an active pre-partition, partition, or system route database state. For additional information, see PCF Graphical Editor, on page 116 (see Chapter 3, Partition Constraint File Tcl Commands in the Command Reference and Defining Constraints in PCF Files, on page 241 in the ProtoCompiler User Guide). To open the PCF (Partition Constraint File) editor, click the Edit Partition Constraints icon.

Timing Report View III



Opens the Timing Report View, which displays timing reports, lets you view and query critical timing paths, and correlate your timing results, see *Timing Report* View, on page 40 and Viewing and Correlating Results with the Timing Report View, on page 535 in the ProtoCompiler User Guide.

Timing Analyst 👺



The Timing Analyst or timing analyzer lets you generate custom reports for paths, see Timing Analyst, on page 48.



Opens a schematic, if available, for the current database state in the adjacent window (designName tab). The schematic view displayed depends on the current database state; when multiple schematics are available, the adjacent scroll bar selects the schematic view from the corresponding database state.

View Reports



Opens the log file for the current database state in the adjacent window as a Report View tab. This window displays a hierarchy of log files in chronological order on the left and the log file content on the right. For additional information, see Checking Reports and Log Files, on page 512 in the User Guide and Chapter 5, *Inputs*, *Reports and Log Files* in the Reference.

View Database Summary



Opens a summary page detailing the results from each completed database state in a Summary window. For additional information, see Summary View, on page 97.

View Messages




Opens the Report Messages View which lists the individual messages concerning a database state, see Manipulating Message Display and Reporting, on page 551 in the *User Guide*.

HAPS Design Advisor


The HAPS Design Advisor provides guidance, advice and best practices for prototyping using ProtoCompiler.

State Tree View Operations

The individual databases appear in the State Name area of the Database View. The databases appear in flow sequence and are indented as shown in the following figure with the active database highlighted (m0 in the figure).



Positioning the cursor over a database state and right clicking displays a popup menu with the following controls.



Set as Current State

Sets the selected database state to the current database state. All subsequent database states are removed from the display. This selection is equivalent to double-clicking on a database state.

View Reports

Opens a Report View that includes all of the reports or logs appropriate for the current database state beginning with the first report. The report hierarchy on the left lists all of the available reports.

View Schematic

Opens a schematic for the current database state in a separate window. The schematic view displayed depends on the current database state.

Rerun Tcl command

Repeats execution of the corresponding Tcl command. Applying this command to an earlier database state repeats the command, but removes all subsequent database states.

Copy Tcl command to clipboard

Copies the corresponding run command responsible for generating the database state to the clipboard. The complete command syntax can then be added to a Tcl file for scripting.

Archive current state tree

Includes all files related to the current database state in the archive. For additional information on archiving, see *Archiving and Unarchiving Databases*, on page 66 in the *User Guide*.

Remove States

Removes the selected database state and all subsequent database states from the display. You are prompted to confirm the removal.

Rename State

If you have many states of the same type, you can rename a state to keep track of the best one.

Move state to the top


Use this option to reorganize the database tree by moving the most useful runs to the top.


Expand all items

Displays any database states that exist below the current database state.

Show current state only

Displays only the active database states by removing any inactive database states from the display.






State Tree Bottom Menu

The portion of the menu at the bottom of the State Tree view displays the next available database state or states available for selection (the button labels change according to the current state). Clicking on a button opens the corresponding task dialog box (see *Task Dialog Boxes*, on page 100).



Design Flow View Operations

The Design Flow view is a template for design definition and configuration. Two unique views are available as determined by the Flow Type drop-down menu selection at the bottom of the view.



Partition Design Flow Top Portion

Partition Design Flow

The top portion of the partition design flow view is divided into three major areas: Design Setup, Partition, and FPGA Generation.

Design Setup	Design	ı Setup
---------------------	--------	---------

HDL Inputs	Opens a file list editor window to define the HDL design files for the design (see <i>File List Editor</i> , on page 128).
Compile Options	Opens the options editor window to define the options settings for the design (see <i>Options Editor</i> , on page 134).
Pre-Instrumentation	Enables design debug functions when checked (adds a debug run state to the flow).
RTL View	Opens an available RTL view.
Compile Reports	Displays report window of log files in chronological order on the left and the log file content on the right.
Run States	Lists the available run states associated with design setup

Partition

Pre-Partition Input	Opens the Database Files window to allow constraint file selection for the pre-partition database state.
Partition Input	Opens the Database Files window to allow constraint file selection for the partition database state.
System Route Input	Opens the Database Files window to allow constraint file selection for the system-route database state
Partition Options	Opens the options editor window to define the options settings associated with the partitioning flow.
Pre-partitioned Schematic	Opens a schematic view of the pre-partitioned schematic.
Partitioned Schematic	Opens a schematic view of the partitioned schematic.
Partition Reports	Displays report window of log files up to the partitioned database on the left and the log file content on the right.
Run States	Lists the available run states associated with partitioning.

FPGA Generation

I I OA Generation	
System Generate Input	Opens the Database Files window to allow constraint file selection for the system-generate database state.
System Reports	Displays report window of log files up to the system generation database on the left and the log file content on

	the right.
Run States	Lists the available run states associated with FPGA
	generation.

Synthesis Design Flow

The top portion of the synthesis design flow view is divided into two areas: Design Setup and Synthesis.

Design Setup

HDL Inputs	Opens a file list editor window to define the HDL design files for the design (see <i>File List Editor</i> , on page 128).
Design Setup Options	Opens the options editor window to define the options settings for the design (see <i>Options Editor</i> , on page 134).
RTL View	Opens an available RTL view.
Compile Reports	Displays report window of log files in chronological order on the left and the log file content on the right.
Debug Instrumentation	Enables design debug functions when checked (adds a debug run state to the flow).
Run States	Lists the available run states associated with design setup.

Synthesis

Constraint Inputs	Opens the Database Files view.
Technology View	Opens an available post-map view.
Mapper Reports	Displays report window of log files in chronological order on the left and the log file content on the right.
Run States	Lists the available run states associated with design synthesis.


Design Flow Bottom Menu

The portion of the menu at the bottom of the Design Flow view selects the flow type (Synthesis or Partition). After selecting the flow and completing the corresponding parameter entries in the upper portion of the Design Flow view, clicking the Generate/Run Script button opens the Design Flow Popup window.



Design Flow Popup Menu

Right clicking in the Design Flow view brings up a Generate Script Options selection which, when selected, opens the ProtoCompiler TCL Script Generation Options dialog box.



Script Generation Options	Lists the available options to be scripted. Options are displayed in flow order and include both state names and check boxes to include the selected option.
Option Description	Describes the option function.
Options File	Lists the path to the location of the generated script.
TCL Script	Specified name for the generated script.
View	Opens generated script in text editor.
Generate Script	Generates the script according to the script generation options.
Run Script	Runs generated script in TCL window.


Secondary Views

Individual secondary views are associated with various operations which, when enabled, open over the TCL Script window. These views can overlap one another and are redisplayed by selecting their corresponding tabs across the bottom on the window. The following secondary views are described in this section:

- Database Files View, on page 96
- Summary View, on page 97
- Report Messages View, on page 97

Database Files View


The Database Files view opens directly from specific selections in the Design Flow view. This view, with the exception of the State drop-down menu, is essentially the same as the file editor described under *File List Editor*, on page 128. To use the view, click the Add Files icon and select the files from the Select Files for Design Setup dialog box.



The State drop-down menu lists the acceptable file types for the selected state.

Summary View

The summary view provides an overview of the status in an at-a-glance format of the reports generated and associated messages.



Clicking on a Reports category in one of the database summaries lists the available reports in the Report Messages view (see *Report View*, on page 157) and clicking on a populated message type (notes, warnings, or errors) opens the associated Report Messages view (see *Report Messages View*, on page 97) and *Handling Errors and Warnings*, on page 550 in the *User Guide*.


To export reports click on the link Export Reports and select the desired directory in the dialog. Select a directory to Export Reports, then click Choose.



All data that has been exported from a state using the **export** command (see *export*, on page 54 in the Command Reference) is listed under the Exports tab. Clicking on a link opens the Export Information view, where all associated files are listed.


Report Messages View

To open the Report Messages view, click on the View Messages icon () or select View->Message View from the menu to list the individual messages that apply to the corresponding database state. Clicking on a blue highlighted message ID displays the message description from the *Messages Reference*.



Message Filter Dialog Box

The Message Filter dialog box is used to filter out unwanted messages. Click Set Filter in the Report Messages view to display the dialog box. Set the columns to reflect the filter criteria. Clicking on the Log File Filter button brings up the Log File Filter dialog box to allow individual messages to be suppressed or promoted/demoted in importance for the next run.



Log File Filter Dialog Box

The Log File Filer dialog box is the primary control for changing a message priority or suppressing a message for the next run. For additional information, see *Manipulating Message Display and Reporting*, on page 551 in the *User Guide*.




Task Dialog Boxes

Task dialog boxes are the graphical equivalents of run commands and support a subset of the Tcl command options. Dialog boxes are enabled according to the current database state of the design and displayed by clicking their corresponding entries in the State drop-down menu (see *State Menu*, on page 36) or by clicking the corresponding button at the bottom of the State Tree view (see *State Tree Bottom Menu*, on page 90). In the ensuing sections, each dialog box is described with its prerequisite condition or database state.

The following dialog boxes are described:


- Run Compile Dialog Box, on page 101
- Run Instrumentation Preparation Dialog Box, on page 103
- Run Pre-Map Dialog Box, on page 105
- Run Map Dialog Box, on page 107
- Run Pre-Partition Dialog Box, on page 108
- Run Partition Dialog Box, on page 109
- Run System Route Dialog Box, on page 111
- Run System Generate Dialog Box, on page 113

Each of the dialog boxes includes a right-sided help panel which lists the complete command syntax (not shown in the individual dialog boxes).



Run Compile Dialog Box

The Run Compile dialog box is displayed by selecting Run compile from the State drop-down menu on the top-level menu bar. The selection is enabled from root or from the pre-instrument state. Executing the compile process translates the design to the target technology. For additional information, see *Compiling the Design*, on page 77 in the *User Guide* and *run compile*, on page 132 in the *Command Reference*.




Dialog Box Entry	Function
Select File List	
Туре	Drop-down menu that selects the source file input; the available options are source (the default), compiler_constraint, and ident_constraint.
File list	The path to the file-list file. Use the button to navigate to the location of the file list. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Select File	
Library	Specifies the Verilog library directory for the selected file.

Dialog Box Entry	Function
Verilog Standard	Drop-down menu that selects the Verilog standard from Verilog 1995, Verilog 2001, or SystemVerilog.
Туре	Drop-down menu that specifies the source file type; available values are source (HDL), compiler_constraint, ident_constraint.
File	The selected file. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
General Parameters	
Output State	Allows an output state name to be expressly specified for the compile database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
Top module	Specifies the name of the top module for the design.
Include paths	Defines the search path used for 'include commands relative to the active directory. Use the Include paths file browse button to locate the path.
Include Path File	A file listing one or more include paths.
Library paths	Defines the search path used for libraries relative to the active directory. Use the Library paths file browse button to locate the path.
Library Path File	Specifies the list of library paths, relative to current working directory, separated with semicolon.
Library mapping files	Specifies a Tcl list of library mapping files.
HDL defines	Specifies a Tcl list of parameters to be applied to the top-level module.
HDL parameters	Specifies a Tcl list of parameters to be applied to the top-level module.
Library mapping files	Specifies a list of library mapping files (lmf) separated with semicolon or in a Tcl file.

Dialog Box Entry	Function
Background	Starts the compilation process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Status Pane	Reports the dialog box settings to be applied by the run command.
Execute Button	Executes the run compile command with the settings specified and closes the Run Compile dialog.

Run Instrumentation Preparation Dialog Box

The Run Instrumentation Preparation dialog box is displayed by selecting Run pre-instrument from the State drop-down menu on the top-level menu bar. The selection is enabled only from root. For additional information, see *Instrumenting the Design Before Compiling*, on page 642 in the *User Guide* and *run pre_instrument*, on page 149 in the *Command Reference*.




Dialog Box Entry	Function
Select File List	
Туре	Drop-down menu that selects the source file input; the available options are source (the default), compiler_constraint, and ident_constraint.
File list	The path to the file-list file. Use the button to navigate to the location of the file list. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Select File	
Library	Specifies the Verilog library directory for the selected file.
Verilog Standard	Drop-down menu that selects the Verilog standard from Verilog 1995, Verilog 2001, or SystemVerilog.
Туре	Drop-down menu that specifies the source file type; available values are source (HDL), compiler_constraint, or ident_constraint.
File	The selected file. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
General Parameters	
Output State	Allows an output state name to be expressly specified for the compile database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
Top module	Specifies the name of the top module for the design.
Include paths	Defines the search path used for 'include commands relative to the active directory. Use the Include paths file browse button to locate the path.
Include Path File	A file listing one or more include paths.
Library paths	Defines the search path used for libraries relative to the active directory. Use the Library paths file browse button to locate the path.
Library Path File	A file listing one or more library include paths.

Dialog Box Entry	Function
HDL Defines	Specifies a Tcl list of parameters to be applied to the top-level module.
HDL Parameters	Specifies a Tcl list of parameters to be applied to the top-level module.
Library Mapping Files	Specifies a Tcl list of library mapping files.
Background	Starts the instrumentation preparation process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Status Pane	Reports the dialog box settings to be applied by the run command.
Execute Button	Executes the run pre_instrument command with the settings specified and closes the Run Compile dialog.

Run Pre-Map Dialog Box


The Run Pre-Map dialog box is displayed by selecting Run pre-map from the State drop-down menu on the top-level menu bar. The selection is enabled only for the synthesis design flow and only after successful execution of a compile task. For additional information, see *Running Pre-Map*, on page 474 in the *User Guide* and *run pre_map*, on page 153 in the *Command Reference*.



Dialog Box Entry	Function
Select File List	
Туре	Identifies the source file input; the available options are fpga_constraint (the default), upf, and ident_constraint.
File list	The path to the file-list file. Use the button to navigate to the location of the file list. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Select File	
Туре	Specifies an fpga_constraint (the default), upf or ident_constraint file type.
File	The selected file. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
General Parameters	
Output State	Allows an output state name to be expressly specified for the pre-map database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
Background	Starts the compilation process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Status Pane	Reports the dialog box settings to be applied by the run command.
Execute Button	Executes the run compile command with the settings specified and closes the Run Pre-Map dialog.

Run Map Dialog Box


The Run Map dialog box is displayed by selecting Run map from the State drop-down menu on the top-level menu bar. The selection is enabled only for the synthesis design flow and only after successful execution of a pre-map task. For additional information, see *Mapping the Design*, on page 490 in the *User Guide* and *run map*, on page 142 in the *Command Reference*.



Function
Allows an output state name to be expressly specified for the map database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
Starts the mapping process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Reports the dialog box settings to be applied by the run map command.
Executes the run map command with the settings specified and closes the Run Map dialog.

Run Pre-Partition Dialog Box

The Run Pre-Partition dialog box is displayed by selecting Run pre-partition from the State drop-down menu on the top-level menu bar. The selection is enabled only for the partition design flow and only after successful execution of a compile task. For additional information, see *Using run pre_partition to Define Partitions*, on page 324 in the *User Guide* and *run pre_partition*, on page 155 in the *Command Reference*.




Dialog Box Entry	Function
Select File List	
Туре	Identifies the file-list input; the available options are upf (the default), fpga_constraint, and ident_constraint.
File list	The path to the file-list file. Use the button to navigate to the location of the file list. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Select File	
Туре	Specifies an individual upf, fpga_constraint, or ident_constraint file type.
File	The selected file. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
General Parameters	

Dialog Box Entry	Function
Output State	Allows an output state name to be expressly specified for the pre-map database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
TSS	Specifies the target physical system specification. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Background	Starts the pre-partition process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Area Estimation	Generate area estimation data.
Status Pane	Reports the dialog box settings to be applied by the run pre_partition command.
Execute Button	Executes the run pre_partition command with the settings specified and closes the Run Pre-Partition dialog.

Run Partition Dialog Box

The Run Partition dialog box is displayed by selecting Run partition from the State drop-down menu on the top-level menu bar. The button is enabled only for the partition design flow and only after successful execution of a pre-partition task. For additional information, see Partitioning the Logic, on page 328 in the *User Guide* and *run partition*, on page 144 in the *Command Reference*.




Dialog Box Entry	Function
Select File List	
Туре	Identifies the file-list input; the available options are pcf (the default) and fpga_constraint.
File	The path to the file-list file. Use the button to navigate to the location of the file list. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Select File	
Туре	Specifies an individual pcf or fpga_constraint constraint file type.
File	The selected file. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.

Dialog Box Entry	Function
Output State	Allows an output state name to be expressly specified for the pre-partition database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
TSS Override	Overrides the target physical system specification from the previous run pre_partition command. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Optimization priority	Sets the objective for the system router.
Effort	Sets the effort level for the partitioner from the adjacent drop-down menu.
Background	Starts the pre-partition process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Clock gate replication	Automatically replicates clock trees and requisite gates in multi-FPGA designs to eliminate the need for manual clock replication.
Hierarchical partition	Controls the hierarchical partitioning on groups of FPGAs.
Continue on PCF Error	Prints only a warning and continues if the object in the PCF file is not present in the design.
Status Pane	Reports the dialog box settings to be applied by the run partition command.
Execute Button	Executes the run partition command with the settings specified and closes the Run Partition dialog.

Run System Route Dialog Box

The Run System Route dialog box is displayed by selecting Run system-route from the State drop-down menu on the top-level menu bar. The selection is enabled only for the partition design flow and only after successful execution of a partition task. For additional information, see *Running System Route for the Top Level*, on page 412 in the *User Guide* and *run system_route*, on page 160 in the *Command Reference*.




Dialog Box Entry	Function
Select File List	
Туре	Identifies the file-list input; the available options are pcf (the default) and fpga_constraint.
File	The path to the file-list file. Use the button to navigate to the location of the file list. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Select File	
Туре	Specifies an individual pcf or fpga_constraint file type.
File	The selected file. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.

Dialog Box Entry	Function
General Parameters	
Output State	Allows an output state name to be expressly specified for the system-route database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
TSS Override	Overrides the target physical system specification from the previous run pre_partition command. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Background	Starts the pre-partition process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Continue on PCF Error	Print a warning and continue if object in pcf file is missing in design.
Effort	Sets the effort level for the partitioner.
Status Pane	Reports the dialog box settings to be applied by the run system route command.
Execute Button	Executes the run system route command with the settings specified and closes the Run System Route dialog.

Run System Generate Dialog Box

The Run System Generate dialog box is displayed by selecting Run system-generate from the State drop-down menu on the top-level menu bar. The selection is enabled only for the partition design flow and only after successful execution of a system route task. For additional information, see Generating FPGAs, on page 416 in the *User Guide* and *run system_generate*, on page 157 in the *Command Reference*.




Dialog Box Entry	Function
Select File List	
Туре	Identifies the file-list input; the only available option is fpga_constraint.
File list	The path to the file-list file. Use the button to navigate to the location of the file list. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
Select File	
Type (for Select File)	Specifies an individual fpga_constraint file type.
File	The selected file. Use the button to navigate to the location of the file. The adjacent Add to TCL command icon writes the equivalent Tcl command argument to the lower display area.
General Parameters	
Output State	Allows an output state name to be expressly specified for the system-route database state. The <default> drop-down menu lists existing output state names that can be overridden.</default>
Select FPGA Database Path	Specifies the FPGA database path for synthesis

Dialog Box Entry	Function
Background	Starts the pre-partition process and immediately returns the shell prompt. With this setting, license-based jobs are still run sequentially with the next job starting only on completion of the previous job. Unlicensed or third-party jobs are run concurrently.
Time Budget	Generates time budgets for single FPGA projects.
Verilog	Generates Verilog for single FPGA projects.
Database	Generates SRS files for single FPGA projects.
Status Pane	Reports the dialog box settings to be applied by the run system generate command.
Execute Button	Executes the run system generate command with the settings specified and closes the Run System Generate dialog.

PCF Graphical Editor


The PCF (Partition Constraint File) editor is an interactive editor for PCF files (see Chapter 3, *Partition Constraint File Tcl Commands* in the Command Reference and Specifying PCF Constraints in the PCF Editor (GUI), on page 254 in the *ProtoCompiler User Guide*). To use the PCF editor, click the Edit Partition Constraints icon or select Edit Partition Constraints from the Tools drop-down menu from an active pre-partition, partition, or system-route database state.

When prompted, either select a file from the filenames displayed or navigate to an existing file using the Filename browser; click either Open or New as appropriate.



PCF Graphical Editor Window

Clicking the Open or New button opens the PCF graphical editor window.



The PCF graphical editor window can be divided into upper and lower halves:


- The upper half consists of these related elements, which are described in detail in the *Ports Tab*, on page 119, *Global Nets Tab*, on page 121, *Cells Tab*, on page 123, and *Tcl Editor Tab*, on page 126 sections:
 - A design objects pane on the left
 - A target objects pane on the right.
 - A set of tabs (Ports, Global Nets, Cells, and Tcl Editor) that determines the contents of the two upper panes. See the corresponding sections for details.
 - A pane that echoes the PCF command for the current assignment or displays an error message (*Current PCF Constraint*, on page 118)

• The lower half consists of a Tcl window that reflects all the actions taken and the pcf commands generated by the assignments made in the editor (*PCF Editor Tcl Window*, on page 118)

Current PCF Constraint

With the Ports, Global Nets, and Cells panes, when you click the Assign button, the area immediately below the Assign button displays the status for the PCF constraint assignment. For legal assignments, the area displays the PCF constraint.


If the attempted assignment is not legal (for example, assigning a bus to a single-bit trace), the pane displays a message in place of the constraint:



The pane does not display assignments that are canceled with Un-assign.


PCF Editor Tcl Window

As you assign ports to traces or bins/pins, the corresponding commands are echoed in the Tcl Window at the bottom of the PCF Editor window. The window also displays other operations carried out in the window such as messages; it does not display assignments that are canceled as a result of selecting Un-assign.



Ports Tab

The Ports tab lists the ports in the left section and either the traces or bins/pins in the target section on the right. Ports are assigned by selecting the I/O port in the left section and selecting the corresponding trace or bin in the right section and clicking the Assign button.



Port	Lists the ports.
Function	Shows port function set by right-clicking and selecting port attributes from the Net Attributes dialog box (see <i>Net Attributes Dialog Box</i> , on page 121).
Sft	Enabled when the Soft check box (adjacent to the Assign button) is checked to allow the partitioner to ignore constraint limits to improve results for the selected port.
СС	Enabled when the Constrain option is selected. Indicates that the corresponding port cell is restricted to only those bins connected to the specified port or external bins.
Grp	Indicates ports assigned to the same group. Use the Ctrl key to select multiple ports and assign them to the same group.
Assignments	Shows the object from the Target Object pane to which the port is assigned. The assignment is prefixed with a "T" to indicate a trace or a "B" to indicate bin/pin.

Ports - Target Objects Pane

Traces tab	Lists the traces to which the design objects can be assigned.
Bins/Pins tab	Lists the bins and pins to which the design objects can be assigned.

Ports – PCF Assignment Options

Assign	Assigns the design objects selected in the left pane to the target objects in the right pane and updates the information in both panes accordingly.
Soft	When enabled, indicates that the partitioner can ignore this constraint to improve results.
Constrain	When enabled, indicates that the corresponding port cell is restricted to only those bins connected to the specified port or external bins.
Clear (left)	Clears the current port (and net) assignment; removes the assignment from the display, but does not remove the corresponding command from the PCF Editor Tcl Window.
Clear (right)	Disables the current net (and port) assignment.

Net Attributes Dialog Box


The Net Attributes dialog box assigns parameters to the selected nets or global nets in the left panel.



Function	Selects the port function from a drop-down list; functions include GCLK, GCLK_100MHz, RESET, and five_fixed_traces.
Connection Model	Identifies net as direct (non-multiplexing) or TDM capable.
Differential	Limits netNameList to single nets.
Routing Priority	Defines the routing priority ranging from 1 (highest) to 255.
Diff Single	Route the net on the P trace and preserves the N trace.
Clock	Limits net to traces with clock-capable pins.
Bidir	Limits net to traces with bidirectional capability.
TDM Qualified	Indicates that the listed nets are qualified for time-domain multiplexing.
Feedthrough Allowed	Allows the net to pass through intermediate devices.

Global Nets Tab

The Global Nets tab lists the system-defined global nets in the left section and the target traces in the right section. Global nets are assigned by selecting the net in the left section and selecting the corresponding trace in the right section and clicking the Assign button. You can drag nets from the HDL analyst schematic view directly on to the Global Nets tab.



Global Nets - Design Objects Pane

Net	Lists the global nets.	
Function	Shows net function set by right-clicking and selecting the net attribute from the Net Attributes dialog box (see <i>Net Attributes Dialog Box</i> , on page 121).	
Assignments	Shows the object from the Target Object pane to which the net is assigned.	
Type-in Field	Type names of global nets to add to the list. You can also drag and drop nets from an HDL Analyst view.	

Global Nets - Target Objects Pane


Trace	ace Lists the traces to which the design objects can be assigned.	
Function	Reports the trace function.	
Assignments	Shows the assigned design object once an assignment is made.	

Global Nets - PCF Assignment Options

Cells Tab

Assign	Assigns the design objects selected in the left pane to the target objects in the right pane and updates the information in both panes accordingly.	
Un-assign	Clears the current net (and trace) assignment; removes the assignment from the display, but does not remove the corresponding command from the PCF Editor Tcl Window.	
Un-assign	Un-assign Clears the current trace (and net) assignment.	

The Cells tab lists the cell instances in the left section and the target FPGA bins in the right section. Cells are assigned or replicated by selecting the cell in the left section and selecting the corresponding FPGA bin or bins in the right section and clicking the Assign or Replicate button.



Cell	Lists the cell instances.
Repl	Indicates if the selected cell is to be replicated (the cell must be assigned to a bin).
Soft	Enabled when the Soft check box (adjacent to the Replicate button) is checked to allow the partitioner to ignore constraint limits to improve results for the selected cell.
CC	Enabled when the cell is targeted for replication (Repl checked). Checking the CC box restricts the port cell to only those bins connected to the specified port or external bins.
Frc	Enabled when the cell is targeted for replication (Repl checked). Checking the Frc box forces cell replication even when the cell does not include output connections in the target bin.
Area	Indicates the unit area for the cell.
Assignments	Shows the object from the Target Object pane to which the cell is assigned.


Cells - Target Objects Pane

Bin	Lists the target FPGA bins.	
Function	Reports function assignments for the listed traces.	
Lock	Indicates if the bin is locked.	
Util	Specifies the value of the limit for the named resource through the Bin Utilization dialog box (see $Bin\ Utilization\ Dialog\ Box$, on page 125).	
Assignments	ents Shows the assigned design object once an assignment is made	

Cells – P	CF Assignment Options
Assign	Assigns the design objects selected in the left pane to the target objects in the right pane.
Replicate	Forces cell replication even when the cell does not include output connections in the target bin.
Soft	When enabled, indicates that the partitioner can ignore this constraint to improve results.
Un-assign	Clears the current cell (and bin) assignment; removes the assignment from the display, but does not remove the corresponding command from the PCF Editor Tcl window.
Un-assign	Clears the current bin (and cell) assignment.

Bin Utilization Dialog Box


The Specify Bin Utilization dialog box enables changing the resource limits of FPGA bins. Dialog box selection allows only one resource-value pair per entry.



Resource	A list of the applicable cell resources. ALL applies the specified ratio to all resources.
Ratio	Specifies a ratio relative to the default value for the selected FPGA to limit the available resources. Applies to individual resources or ALL resources. The ratio is a floating point value between 0 and 1.
Value	Used with individal resources to specify a value relative to the default bin value.

Tcl Editor Tab

The primary function of the Tcl Editor window is to show the Tcl command entries to be generated based on the assignments made in the other tabs. The window also lets you add your own entries to the file. The window consists of three main panes: the file contents, a list of the PCF commands available, and the complete command syntax for a selected command.



Contents

Shows the different sections of the PCF file. Move the cursor over a heading to see the commands in that section (generated from assignments made on other tabs). To enter a command, type in the command in the appropriate section of the file.

PCF Constraints


Shows available PCF commands. Select a command to display the syntax in the Syntax box. If this is not displayed, click Syntax Help. Double-click an entry to add it to the contents window.

Constraint Syntax	Displays the syntax for the selected PCF constraint. If this is not displayed, click Syntax Help.
Hide Syntax Help Syntax Help	Toggles between displaying and hiding the PCF Constraint and Syntax sections.
Save icon (upper left corner)	Saves the PCF file.

File List Editor




The File List Editor is invoked by clicking the Edit File List icon in the main menu or by selecting Edit File List from the Tools drop-down menu.



Dialog Box Entry	Function
Choose a recent file	Opens the selected list file in the File List Editor; see File List Editor (Detail), on page 128.
Browse for an existing file	Opens a file browser to allow you to locate an exiting list file.
Create a new file list	Opens a file browser to allow you to specify a directory location for the file list.

File List Editor (Detail)

Choosing a file from the initial File List Editor dialog opens the detailed dialog box for creating or modifying a file-list file.




Dialog Box Entry	Function
FL-Edit: (top banner)	Lists the full path to the file-list file being edited.
Save icon	Saves the specified file-list file following modification.
Add Files icon	Opens the Select Files dialog box to select files to be added. Selecting a file adds the file to the file list display (see <i>Select Files Dialog Box</i> , on page 131).
Find in Files icon	Opens the Find in Files dialog box to search for strings within the listed files (see $Find$ in $Files$ $Dialog$ Box , on page 130).
File Search Field	Lists only the names of files that include the string entered in the search field; clicking the adjacent search icon initiates the search, and clicking the 'x' redisplays the complete file list.
File display area	Lists the files in the file list. Each entry includes its file order, associated library and type, and its absolute or relative file name. An optional comments field is also available. Clicking on an entry enables the Library, Type, Comment, and Save Format selections across the bottom of dialog box to modify the corresponding file-list entry. Double clicking on a file name opens the file in a text editor.
File order column	Displays the order of files in the file list.


Dialog Box Entry	Function
Library column	Lists the associated library for each file-list entry.
Type column	Lists the associated file type for each file-list entry.
Name column	Lists the name of the file-list entry; an entry can be either absolute or relative.
Library drop-down menu	Defines the library for the selected (highlighted) entry in the file display area. Clicking the Apply button updates the entry in the display.
Type drop-down menu	Defines the file type for the selected (highlighted) entry in the file display area. Clicking the Apply button updates the entry in the display.
Comment field	Allows a comment to be added to the selected (highlighted) entry in the file display area. Clicking the Apply button adds the comment to the display.
Save Format drop-down menu	Determines if paths (absolute) are included with the name entry in the file display area. Use caution when using relative paths as they are relative to the working directory of the corresponding run command.
Apply button	Updates any changes to the entries in the file display area (changes are not saved until the file is actually saved). Changes can be reverted (before the file is saved) using the Undo/Redo icons at the top of the dialog box.

Find in Files Dialog Box

The Find in Files dialog box searches for text strings within the listed files.




Entering a string in the Find what: field and clicking the Find button, lists the line number of each match found and a context. The files are searched in listed order, and the number of matches found, the number of files with matches, and the total number of files searched is reported. Double clicking on a search result opens the corresponding file in a text editor. Pressing F5 opens the file with the next occurrence; if it is in the same file, the cursor advances to the next occurrence of the string. Pressing SHIFT + F5 opens the file with the previous occurrence; if it is in the same file, the cursor moves back to the previous occurrence of the string.



Select Files Dialog Box

The Select Files dialog box is displayed by selecting the Add Files icon.




Dialog Box Entry	Function
Look in: field	Selects the path to the files.
File Display	Lists the files in the directory path.
Files of type: field	Filters the file types displayed from the drop-down list of file types.
VHDL/Verilog lib: field	Drop-down menus for library, Verilog standard, and file type.
Files to add: field	Lists selected files.
Use Relative Paths check box	Makes file names relative or absolute in the file list. Use caution when using relative paths as they are relative to the working directory of the corresponding run command.
Add All button	Adds all qualified files to the lower display area.

Dialog Box Entry	Function	
Add button	Adds the selected files from the file display to the files listed in the lower display.	
Remove all button	Removes all files listed in the lower display.	
Remove	Removes individually select files listed in the lower display.	

Options Editor

The options editor allows option settings to be changed from a graphical interface. The editor can be opened from any database state by clicking the Edit Options icon in the top menu bar. By default, the settings of all options are listed; selecting a database state from the State drop-down menu lists only the options pertinent to that state.

For more information about working with options, see Setting Options, on page 171 in the *User Guide*.




Options Editor Entry	Function	
State drop-down menu	Limits the display to only options pertinent to the selected state; the default is ALL.	
Select Option Tcl File icon	Opens the Select Option Tcl File dialog box to allow selection of the Tcl file for editing	
Save Option as Tcl File icon	Displays the Save Option as Tcl File dialog box to allow the edited file to be saved.	
Label field	The GUI name of the option.	
Name field	The equivalent name in the option set command syntax.	
Current value field	Lists the current option value; the value is highlighted (in yellow) it differs from the original option setting when the state was last run.	
Description field	Brief description of the option and its default value.	

Add Vivado IP

The first page of the Add Vivado IP dialog box is displayed by clicking the Import Vivado IP entry in the Tools drop-down menu. The IP generated by Vivado IP Catalog consists of a directory that includes a set of files. Each IP directory contains three primary files: *ip.xci*, *ip.xml*, and *ip.dcp*. ProtoCompiler reads these files during IP import.

Note: To successfully add a Vivado IP, you either need both *ip*.xci and *ip*.xml files, or an *ip*.dcp file.



- Specify IP file To import a single IP block, enter any of the <code>ip.xci</code>, <code>ip.xml</code>, or <code>ip.dcp</code> files in the Specify IP file field. If you enter either <code>ip.xci</code> or <code>ip.xml</code> file, ProtoCompiler searches the availability of the other file. For example, if you specify the <code>ip.xci</code> file, ProtoCompiler searches for the <code>ip.xml</code> file. Vivado IP is added successfully if the other file is found. To import more than one IP block with a single operation, create a file list of the <code>ip.xci</code>, <code>ip.xml</code>, and <code>ip.dcp</code> files to be imported and enter the name of the file list in the Specify IP file field.
- Specify IP Directory To import multiple IP blocks, specify the top-level IP directory in the Specify IP Directory field.

The second page of the dialog box selects the IP blocks to be imported, and the third page specifies the synthesis mode and the location for the imported IP. See *Importing Vivado IP*, on page 344 in the *ProtoCompiler Compiler and Mapper Guide* for additional information.

A Tcl command is also provided to duplicate the dialog box functions; see *generate import_vivado_ip*, on page 64 in the *ProtoCompiler Command Reference* for the complete syntax.

Verdi Debug Setup

The Verdi software is integrated with the prototyping software to provide a seamless design debug environment to validate designs.

You can launch Verdi Debug only from map state or system generate state.

The Verdi Debug Setup dialog box is displayed by selecting Verdi Debug from the State drop-down menu.



Verdi Debug Setup Field Description

Required Setup	
Run Directory	Run directory containing the debug data for executing Verdi.
VCS_HOME	Path to the directory containing VCS. Note that the tool version should match the release requirements.

Verdi Debug Setup Field	Description	
VERDI_HOME	Path to the directory containing Verdi. Note that the tool version should match the release requirements.	
XILINX_VIVADO	Path to the directory containing Xilinx-Vivado. Note that the tool version should match the release requirements.	
Miscellaneous		
UC 2.0 RTL simv.daidir (use only when required)	Absolute path to the VCS simv.daidir for UC2.0 flow.	
Data Expansion Force Value File	Specifies file containing forced values for Data Expansion.	
Data Expansion RTL Signal File (Beta)	(Beta) Specifies the file containing RTL hierarchical signal paths for Data Expansion	
Only Generate Correlation Database	Select the check-box to only generate correlation database.	
Fast Correlation Flow using Verdi "AdvancedHAPSDebug" license (Beta)	(<i>Beta</i>) Select this option to use the enhanced correlation flow. This flow reduces the runtime using Verdi <i>AdvancedHAPSDebug</i> license.	
FSDB		
FSDB Files	Absolute path to the FSDB file.	
Top Module	Specifies the FSDB top module name.	
Type (input format used for PNR run)	Specifies the FSDB format type to be used for place and route run. Supported types are edif, and verilog. Default value is edif. To generate correlation database, the FSDB type must be specified. But other options are not required.	

Verdi Debug Setup Field	Description
Only Run Data Expansion	Select this option to only run Data Expansion using an existing correlation database.
Export UC2.0 VCS RTL simv.daidir	Select the option to export the UC 2.0 VCS RTL simv.daidir.
Create Links	Select this option to create links.
	Creating links saves disk space, but requires access from the exported location.

See Integrated Debugging with the Verdi Software in the HAPS Prototyping User Guide for additional information.

A Tcl command is also provided to duplicate the dialog box functions; see launch verdi in the *ProtoCompiler Command Reference* for the complete syntax.



CHAPTER 4

Feature Descriptions

This chapter includes background and other information for some features included in the prototyping tool:

- Unified Compile Support, on page 142
- UPF Support, on page 144
- Time Budgeting, on page 146

Unified Compile Support

Unified Compile (UC) uses the VCS® software instead of the native compiler, to parse and elaborate the design and generate a database. Using a common front-end allows the same design to be easily migrated from one Synopsys® verification tool to another, from simulation to prototyping.

For more information about UC, refer to these descriptions in the *User Guide*:

- Using Unified Compile, on page 120
- Converting Designs for Unified Compile, on page 920
- Handling HDL Differences, on page 921

For details about the VCS compiler, refer to the VCS documentation.

Compiler Comparison

The UC flow is an alternative starting point to the native compiler built into the prototyping tool, and the following table compares features in the two compilers. For information about using the native compiler, see *Creating and Compiling Databases* > *Compiling the Design* in the *HAPS® Prototyping User Guide*.

Native Compile	Unified Compile
Uses top-level module and Verilog standard specified by the -top_module and -vlog_std arguments respectively.	Uses the top-level module and Verilog standard defined in the Unified Compile database (ucdb).
Supports UUM (Library Mapping Files) to match the VCS software when targeting HAPS. Sets up the software for UUM using LMF.	Re-uses the existing VCS compilation scripts to target HAPS.
Native front-end compiler analyzes and elaborates the RTL files.	The VCS tool analyzes and elaborates RTL files and generates a word-level netlist.
Supports UPF 1.0 and 2.0 constructs defined in UPF file. Supports the standard Tcl syntax.	UPF is processed by VCS (unified UPF).
Supports predefined macros and compilation directives in RTL.	Use the VCS command line options to define all synthesis macros and compiler directives.

Native Compile	Unified Compile
User-Defined Primitives (UDP) are not supported.	UDP are supported.
EDIF/NGC input supported	EDIF/NGC input is supported as input to run compile along with the ucdb option; not supported in the VCS script.
P1735 and Synopsys encryption (synenc) standards are supported.	Supported if encryption is handled by the VCS tool. (P1735 and synenc with the VCS key).
Source-level partitioning flow support	Source-level partitioning not supported.
Monolithic/distributed compiler mode supported.	Only distributed compiler mode supported.

UPF Support

The ProtoCompiler and ProtoCompiler DX products facilitate the porting of ASIC designs to an FPGA by supporting a subset of the Unified Power Format (UPF) standard. Power-aware FPGA synthesis is based on virtual power domains and, by its nature, does not support commands or options that control power/ground nets and power switches. The supported FPGA UPF commands are related to isolation, retention, power domains, and scope resolution.

The UPF information is specified differently, depending on whether UC or the standard compiler is used for the compile stage.

For more information about the using UPF with the native compiler, see the following topics:

- Including UPF Specifications, on page 827 in the User Guide
- Chapter 5, UPF Commands in the Command Reference

For information about the using UPF with the UC flow, see these topics:

- Setting up the UTF File and the VCS Script, on page 128 in the User Guide
- UPF File for Unified Compile, on page 188 in the Reference Manual

UPF Features

The tools support isolation, retention, and power domain definitions:

- Power domains can be specified either from the top down or from the bottom up. You can also specify a power domain that is made up of a collection of specific cells.
- Isolation is the strategy that separates design elements without power from parts of the design that are still active and have power. Unexpected values can result when the output of powered-off modules drives active, powered-on modules which can cause incorrect logic behavior. The UPF standard allows for the insertion of isolation cells between power domains. The cells are powered by a constant supply and "clamp" the output of the powered-off domain to ensure a fixed value during its powered-down state. Specify at least one isolation strategy for every power domain created.

 Retention is the strategy that maintains state values when power is disabled. Normally, when power is turned off, the state value is lost. Some components require that these values be retained to avoid a degradation in performance or to ensure quick restarts when power is reapplied. The UPF standard allows specification of flip-flops for retention.

Time Budgeting

The software automatically implements timing budgets when it partitions the design and generates individual FPGAs. This section describes some details about how the tool implements set_datapathonly_delay constraints in the fdc files for each FPGA.

See the following for details:

- Time Budgeting Between Partitions, on page 146
- Time Budgeting Calculation, on page 152
- Generating FPGAs, on page 416 in the *User Guide*
- set_datapathonly_delay, on page 317 in the Command Reference

Time Budgeting Between Partitions


The following examples show how the tool assigns timing budgets between partitions in some cases:

- Time Budgeting with Multi-Hop Paths, on page 146
- Time Budgeting with Multicycle Constraints, on page 147
- Time Budgeting for Direct Paths with Multiple Clocks, on page 148
- Time Budgeting for Combination Paths (Multi-Hop and Direct), on page 150

For information about the how the values are derived, see *Time Budgeting Calculation*, on page 152.

Time Budgeting with Multi-Hop Paths

The example below shows a multi-hop path from FPGA uA to uC through uB.




The tool creates the following constraints for uB to set the timing budget from receiver to sender:

```
set cpm rcv 0 mserdes cpm snd 1 mserdes 0 0 [expr 123.0]
set datapathonly delay -comment {HSTDM hop budget
   cpm rcv 0 (mserdes) cpm snd 1 (mserdes) }
   -from {i:cpm rcv 0.rxdemux.out.data[*]} -to {i:cpm snd 1.in data[*]}
   $cpm rcv 0 mserdes cpm snd 1 mserdes 0 0
```

Time Budgeting with Multicycle Constraints

The example below shows a multicycle constraint on a path that is split between two FPGAs. The clock period for clk1 is 10 ns.

set_multicycle_path -from {i:I1.rl} -to {i:I2.r1} 2



For direct paths like this one, the tool sets datapath delays for the timing budget, not input and output delays. The tool adds the following constraints to each FPGA to correctly model the multicycle path exception, based on the available period of 20 ns (2 cycles) set with the multicycle constraint:

mb uA timing.fdc:


```
# Time budgeting constraints for direct paths
# BudgetableDelay (2.5) + SlackDis (9.6) = 12.1
set datapathonly_delay -rise_from [get_clocks -include_generated_clocks {clk1}]
    -to {p:t1} 12.1
```

mb_uB_timing.fdc:

```
# BudgetableDelay (1.2) + SlackDis (4.4) = 5.6
set datapathonly_delay -rise_to [get_clocks -include_generated_clocks {clk1}]
    -to {p:t1} 5.6
```


Time Budgeting for Direct Paths with Multiple Clocks

For direct paths with multiple clocks, the tool sets separate set_datapathonly_delay constraints on the I/O ports for each associated clock.




For the path from uA to uC to uB shown in the example above, the tool sets the following constraints for the sender (Tx), intermediate, and receiver (Rx) FPGA:

mb_uA (Sender)
 Separate datapath delay constraints for each associated clock




```
# Time budgeting constraints for direct paths
# BudgetableDelay (2.9) + SlackDis (36.1) = 39.0
set datapathonly_delay -rise_from [get_clocks -include_generated_clocks {clk1}]
    -to {p:un1_I1} 39.0
# BudgetableDelay (3.8) + SlackDis (36.5) = 40.2
set datapathonly_delay -rise_from [get_clocks -include_generated_clocks {clk2}]
    -to {p:un1_I1} 40.2
```

mb_uC (Intermediate) DPO (datapath only) constraints from input port to output port




- # Time budgeting constraints for direct paths
 # BudgetableDelay (3.3) + SlackDis (41.1) = 44.4
 set datapathonly delay -from {p:un1 I1} to 39.0 {p:t1} 44.4
- mb_uB (Receiver)
 Separate port-to-clock DPO constraints for each associated clock



```
# Time budgeting constraints for direct paths
# BudgetableDelay (1.2) + SlackDis (15.1) = 16.3
set datapathonly_delay -rise_to [get_clocks -include_generated_clocks {clk1}]
    -from {p:t1} 16.3
# BudgetableDelay (1.2) + SlackDis (15.1) = 16.3
set datapathonly_delay -rise_to [get_clocks -include_generated_clocks {clk2}]
    -from {p:t1} 16.3
```


Time Budgeting for Combination Paths (Multi-Hop and Direct)

The following example shows a combination of direct and HSTDM paths, with partial hops. In cases like this, the timing budget is driven by TDM.




The tool writes out these timing budget constraints for the individual FPGAs:

mb_uA (Sender)
 Clock-to-HSTDM constraints for each clock




```
# TXUserLogic (3.5) + TxCombDelay (2.8) + SlackDis (18.3) = 24.6
set cpm_snd_0_data_0_c_clk2_r [expr 24.6 + $HSTDM4_v_snd_constraint_adjust]
set datapathonly_delay -comment {HSTDM tx budget HSTDM4_v (mb.uA:bank_27)->
    (mb.uC:bank_32)} -rise_from [get_clocks -include_generated_clocks {c:clk2}]
    -to {i:cpm_snd_0.bit_tx.mserdes} $cpm_snd_0.data_0_c_clk2_r
```

mb_uC (Intermediate) TDM-to-port DPO constraints; no output delays



- # Time budgeting constraints for paths from user logic to HSTDM logic (receive side)
 # Constraints for Ratio 4
- # RxUserLogic (4.5) + RxCombLogic (0.8) + SlackDis (30.3) = 35.5
 set cpm_rcv_0_data_0__p_t1 [expr 35.5 + \$HSTDM4_v_rcv_constraint_adjust]
 set datapathonly_delay -comment {HSTDM rx budget HSTDM4_v (mb.uA:bank_27)->
 (mb.uC:bank_32)} -from {i:cpm_rcv_0.rxbit.ISERDES_RX_DATA_00}
 -to {p:t1} \$cpm_rcv_0_data_0__p_t1
- mb_uB (Receiver)

Port-to-clock constraints for each associated clock



```
# Time budgeting constraints for direct paths
# BudgetableDelay (1.2) + SlackDis (8.1) = 9.3
set datapathonly_delay -rise_to [get_clocks -include_generated_clocks {clk1}]
    -from {p:t1} 9.3
# BudgetableDelay (1.2) + SlackDis (8.1) = 9.3
set datapathonly_delay -rise_to [get_clocks -include_generated_clocks {clk2}]
    -from {p:t1} 9.3
```

Time Budgeting Calculation

See the following for details about how timing budgets are calculated:

- Requested Period and Timing Budgets, on page 152
- Timing Report Information for Timing Budgets, on page 153
- Tx and Rx Budget Calculations, on page 154

Requested Period and Timing Budgets

The timing budgeter divides the total slack between the partitions, based on the estimated logic delay on the Tx (sender) and Rx (receiver) sides. On a path between partitions, the tool apportions delay as shown below. The colored boxes correspond to data in the excerpted timing report shown below, after the table.

	_budget + Rx_budget + Board_delay + Clk2Q + Setup - Clk_skew 041 + 29.416 + 1.023 + 0.337 - 0.045 - (3.974 - 5.202)
Requested period	Reported in the path information section of the timing report.
Tx_budget + Rx_budget Total Slack + Total Estimated Logic Delay The total slack is reported in the path information section of the timing report, and details of the delay estimates for the budgets are described in Tx and Rx Budget Calculations, opage 154.	
Board delay	Reported as delay in the detailed path information.

Clk2Q	Reported as delay in the detailed path information.
Setup	Reported as setup time in the path information section of the timing report.
Clk_skew	(clock delay at end point) - (clock delay at start point) These delays are reported in the path information section of the timing report.

Timing Report Information for Timing Budgets

This is an excerpt from an example timing report, showing relevant values in the path information section. The colored boxes correspond to elements that make up the calculations described in *Requested Period and Timing Budgets*, on page 152 and *Tx and Rx Budget Calculations*, on page 154.

Path information for path number 1:

•	
Requested Period:	50.00
- Setup time:	-0.045
+ Clock delay at ending point	3.974
= Required time:	54.019
 Propagation time: 	9.554
- Clock delay at starting point:	5.202
= Slack (non-critical) :	39.263

Number of logic level(s)13

Starting point mb.uA.arb_inst.curr_state[0] / Q
Ending point: mb.uB.word xfer inst.data[1] / D

The start point is clocked by mb_uB|CLKOUT0_derived_clock_CLKIN1 [rising] on pin C

The end point is clocked by gclk1_p [rising] on pin C

Instance / Net Name	Туре	Pin Name	Pin Dir	Delay	Arrival Time	No. of Fan Out(s)
mb.uA.arb_inst.curr_state[0]	FDC	Q	Out	0.337	5.539	-
arb_inst.curr_state[0]	Net	-	-	0.442	-	5
mb.uA.arb_inst.curr_state_s3_0	LUT2	10	In	-	5.981	-
mb.uA.arb_inst.curr_state_s3_0	LUT2	0	Ou	0.150	6.131	-
N_52_1	Net	-	-	0.306	-	1
mb.uA.grant1_obuf	OBUF	I	In	-	6.437	-
mb.uA.grant1_obuf	OBUF	0	Out	2.217	8.654	-
grant1	Net	-	-	1.023	-	1
mb.uB.grant1_ibuf	IBUF	1	In	-	9.677	-
 mb.uB.word_xfer_inst.data[1]	FDC	D	In	-	14.756	-

Tx and Rx Budget Calculations

The Tx and Rx budgets are apportioned based on the ratio of estimated logic delay on the Tx and Rx sides. The budgets are calculated as shown below, and are used as the values for the set_datapathonly_delay constraints.

```
Tx | Rx budget = user_logic_delay + allocated_slack

Tx budget = 3.115 + 14.926 = 18.041

Rx budget = 5.079 + 24.337 = 29.416
```

The *user_logic_delay* is calculated individually for the Tx and Rx FPGAs, using the equation below. The arrival times are reported in the timing report; see the corresponding color-coded values reported in the excerpt.

```
tx|rx_user_logic_delay = arrival_time_end - arrival_time_start

Tx_user_logic_delay = 8.654 - 5.539 = 3.115

Rx_user_logic_delay = 14.756 - 9.677 = 5.079
```

The following equation used to calculate allocated slack for Tx and Rx. The total slack is reported in the path information section of the timing report, and the board delay is reported in the path details (see the corresponding color-coded boxes in the timing report excerpt, above.

```
allocated_slack = (tx|rx_delay/ (total_delay - boardDelay) ) * total_slack

Tx_allocated_slack = (3.115 / ((14.756 - 5.539) - 1.023)) * 39.263 = 14.926

Rx_allocated_slack = (5.079 / ((14.756 - 5.539) - 1.023)) * 39.263 = 24.337
```



CHAPTER 5

Inputs, Reports and Log Files

Reports and log files are available throughout the design cycle and on demand. Execution of a run or report command generates one or more reports. Reports are individually named and have various extensions such as .rpt, .srr, or .log.

- Report and Log File Access, on page 156
- Report View, on page 157
- Database Reports and Log Files, on page 158
- assign_clock, on page 143
- UPF Report, on page 183
- Formal Verification Report and Files, on page 186
- Unified Compile Input Files, on page 188
- Proto_rt Input Files, on page 193

Report and Log File Access

Report and log files can be accessed or viewed using any of the methods outlined in the table below (see *Checking Reports and Log Files*, on page 512 for more information).

Report Viewing Method	Description and Reference Information
Log file viewer in GUI	Standard read-only report access through the GUI for the current state within the database. Includes hypertext links. This method allows browsing of all logs and reports for the database and supports the most functions such as cross-probing from the log file to the RTL or schematic.
HTML viewer	Read-only report access through any HTML browser outside of the database. Similar to the GUI method, provides a single page summary of all log files and reports with links to them. Allows viewing reports without consuming a license.
view report Tcl command	In GUI mode, opens the log file viewer GUI for read only. In shell mode, displays either all reports or a specified report in the current state. Use report list to view the available reports. Includes hypertext links.
export report Tcl command	Exports specified report in ASCII read-write mode to a location outside of the database. Use this method when you need access to the text version of a report, for example, when building a summary with a custom script. Use the auto_export_reports option to export text versions of log files and reports to an adjacent report database. Use report list to view the available reports.

Report View

To view the reports and log files available within the current database state, use the report list command. Use the view report command and include the report name as an argument to view only the requested report. Omitting the report name argument lists all of the preceding reports up to and including the current database state and displays the first report listed. Use the browser section at the left to display the desired report on the right. The figure below shows the set of reports for a complete compile-to-system generate flow. Other database states such as pre-map, map, and instrumentation preparation include different report and log files.

```
Report: db0 (root)
▶ An incremental, partial HDL compilation log file that may allow early access to errors or other messages. (layer0.tlq)

    Compile Log (arb compiler.srr)

   Multi-srs Generator Log (arb_multi_srs_gen.srr)

■ pp0 (pre partition)

   Target system specification log (tss.log)

    Target system specification report (tss.rpt)

■ Constraint Check Report (constraint check.rpt)

   Hierarchical timing models are used in the partitioner and router. Look here for warnings regarding unsupported timing

    Syntax Constraint Check Report (syntax constraint check.rpt)

   Pre-partition Log (pre partition.srr)
   > Trim Dependent Table Log (arb_trimdep.srr)
   Description Log (constraints application.srr)
   Area Estimation Log (area estimation.log)

■ pa0 (partition)

   Assignment CSV File (cell assignments.csv)

    Multi-hop Path Report (timing_partition.rpt)

   Partition Report (partition.rpt)

    Partition Log (partition.log)

   Partitioned netlist creation log (partition_build.log)

    Report of all nets disqualified for TDM (tdm nonqualified.rpt)

   Page Report of all nets qualified for TDM (tdm qualified.rpt)
System Route Log (system route.log)
   System Route Report (system_route.rpt)
   Multi-hop Path Report (timing route.rpt)
   Page 1 Report of all nets disqualified for TDM including timing information (tdm nonqualified timing.rpt)
   Page 1 Report of all nets qualified for TDM including timing information (timing pre tdm.rpt)
   Partitioned netlist creation log (route build.log)
■ Board IO STD Report (board_iostd_report.txt)

    System generate log (system_generate.log)

   Inter-Fpga Paths Report (inter fpga path report.rpt)
   ▶ Timing Budgets Generation Log (time_budget.log)
```

The individual reports are described in *Database Reports and Log Files*, on page 158.

Database Reports and Log Files

The following sections summarize the available reports and log files, the report name and the corresponding name entered for the view report command argument, the report or run command responsible for generating the report, and a brief overview of the report content. The report commands use the current database state as input. Some reports are only valid from specific states. If a report is not valid from the current state, a list of valid states is be listed. The reports and log files are sectionalized as outlined below:

- List of Report and Log Files, on page 159
- Synthesis Database Report and Log Files, on page 160
- Pre-Partition Database State Log Files and Reports, on page 163
- Partition Database State Log Files and Reports, on page 165
- System-Route Database State Log Files and Reports, on page 168
- System-Generate Database State Log Files and Reports, on page 169
- Miscellaneous Log Files and Reports, on page 171

List of Report and Log Files

A complete, alphabetized list of all available reports and log files is presented in the following table.

view report Command Argument	Name in Report View
aptn.log	Automatic Partitioner (aptn) Log, on page 171
archive_summary.log	Archive Summary Log, on page 172
area_estimation.log	Area Estimation Log, on page 165
board_iostd_report.txt	Board IO STD Report, on page 170
cell_assignments.csv	Assignment CSV File, on page 166
constraints_application.srr	Constraint Application Log, on page 165
constraint_check.rpt	Constraint Check Report, on page 161
designName_compile.srr	Compile Log, on page 161, RTL Diagnostics Report, on page 171
designName_identify_db_generator.srr	Pre-Instrument Log, on page 171
designName_multi_srs_gen.srs	Multi-srs Generator Log, on page 161
designName_trimdep.srr	Trim Dependent Table Log, on page 165
haps_io_report.txt	HAPS IO Report, on page 162
map.srr	Synthesis Log, on page 162
pcf_tss_report.rpt	Partition & Route Target System Report, on page 171
par_explorer.log	Exploratory PAR report, on page 163
partition_build.log	Partition netlist creation log, on page 167
partition.log	Partition Log, on page 166
partition.rpt	Partition Report, on page 167
partitioner_timing_model.log	Unsupported Timing Models Log, on page 164
pre_map.srr	Pre-map Log, on page 162
pre_partition.srr	Pre-partition Log, on page 164

view report Command Argument	Name in Report View
route_build.log	Partition netlist creation log, on page 169
system_generate.log	System generate log, on page 170
system_route.log	System Route Log, on page 168
system_route.rpt	System Route Report, on page 168
ta.rpt	Timing Path Report, on page 163
tdm_nonqualified.rpt	Report of all nets disqualified for TDM, on page 167
tdm_qualified.rpt	Report of all nets qualified for TDM, on page 167
time_budget.log	Timing Budgets Generation Log, on page 170
timest_cons.log	Timing Estimation Constraint Application Log, on page 170
timing.rpt	Multi-hop Path Report, on page 166
tss.log	Target System Specification Log, on page 164
tss.rpt	Target System Specification Report, on page 164

Synthesis Database Report and Log Files

Synthesis report and log files are generated during the compile, pre-map, and map database states (when the design_flow option is set to synthesis). Individual synthesis reports and log files can be explicitly displayed by entering the name string argument for the view report command listed in the following table.

view report Command Argument	Name in Report View	
constraint_check.rpt	Constraint Check Report, on page 161	
designName_compile.srr	Compile Log, on page 161	
designName_multi_srs_gen.srs	Multi-srs Generator Log, on page 161	
haps_io_report.txt	HAPS IO Report, on page 162	

view report Command Argument	Name in Report View
syntax_constraint_check.rpt	Syntax Constraint Check Report, on page 162
pre_map.srr	Pre-map Log, on page 162
map.srr	Synthesis Log, on page 162
ta.rpt	Timing Path Report, on page 163
par_explorer.log	Exploratory PAR report, on page 163

Constraint Check Report

This report is available from a pre-map state or on demand by execution of a report constraint_check command. Constraint checker can be run in the background using the -bg option of the command. The report is automatically displayed on command execution and can be redisplayed from a view report command by including a constraint_check.rpt argument. An option (no_constraint_check_in_premap) can be used to disable constraint check report generation during the pre-mapper flow. The report lists clock relationships and constraint applicability; a summary is included at the beginning of the report.

Compile Log

The run compile command produces a single report file (<code>designName_compile.srr</code>) which can be displayed by a view report command entered from the compile (or subsequent) database state. The displayed report in the Report View is named Compile Log, and is shared by the report constraint_check and report rtl_diagnostics commands. The report lists the results of design compilation.

Multi-srs Generator Log

The Multi-srs Generator log is available from a pre-partitioned (or subsequent) state following a run pre_partition command. The file can be displayed with a view report command by including a *designName_multi_srs_gen.srr* name argument entered from the pre-partition database state. The report lists netlist linker status.

HAPS IO Report

The HAPS IO Report is available from a pre-map (or subsequent) state following a run pre_map command. The report can be displayed with a view report command by including a haps_io_report.txt name argument entered from the pre-map database state. The report lists the HAPS MGB, HapsTrak®, and UMRBus® board connector assignments and maps them to their corresponding Xilinx pin/bank/SLR. The individual GCLK and UMRBus pin assignments are also reported.

Syntax Constraint Check Report

The Syntax Constraint Check Report is available from the pre-map or map database state or from the pre-partition state and produces a single report file (syntax_constraint_check.rpt). The report displayed in the Report View is named Syntax Constraint Check Report. The report file can be displayed with a view report command by including a syntax_constraint_check.rpt name argument. The report lists any constraint syntax violations and includes a clock summary.

Pre-map Log

The Pre-map Log is available from a pre-partitioned (or subsequent) state following a run pre_partition command. The log file can be displayed with a view report command by including a pre_map.srr name argument entered from the pre-partition database state. The log lists the pre-map phase progress and includes both an IGC latch removal summary and sections with clock information such as a Clock Summary, Clock Load Summary, and Clock Optimization Report.

Synthesis Log

The Synthesis Log is available from a mapped (or subsequent) state following a run map command. The log file can be displayed with a view report command by including a map.srr name argument entered from the mapped database state. The log file lists technology mapping and design optimizations, clock conversions and optimizations, and detailed timing information including worst-case slack. Device resource usage is reported in the Mapping Summary.

Timing Path Report

The Timing Path Report is available from a mapped state on execution of a report timing -generate command. The report is automatically displayed and can be redisplayed from a view report command by including a timn.ta.rpt argument. Timing information in the report includes a performance summary and detailed timing on worst-case slack. From the timing report, clicking a View Worst Path in Analyst link opens the HDL Analyst with a filtered view of the corresponding path.

Exploratory PAR report

The Exploratory PAR report is available from a mapped state following a run map command. The report can be displayed with a view report command by including a par_explorer.log name argument entered from the mapped database state. The report lists the maximum number of parallel place-and-route jobs to use.

Pre-Partition Database State Log Files and Reports

The run pre_partition command produces a set of report log files that can be displayed by a view report command entered from the pre-partition (or subsequent) database state. Individual reports can be explicitly displayed by entering the name string argument for the view report command as shown in the following table:

view report Command Argument	Report Name in Report View
tss.log	Target System Specification Log, on page 164
tss.rpt	Target System Specification Report, on page 164
constraint_check.rpt	Constraint Check Report, on page 161
partitioner_timing_model.log	Unsupported Timing Models Log, on page 164
syntax_constraint_check.rpt	Syntax Constraint Check Report, on page 162
pre_partition.srr	Pre-partition Log, on page 164

view report Command Argument	Report Name in Report View	
designName trimdep.srr	Trim Dependent Table Log, on page 165	
constraints_application.srr	Constraint Application Log, on page 165	
area_estimation.log	Area Estimation Log, on page 165	

Target System Specification Log

The Target system specification log is available from a pre-partitioned (or subsequent) state following a run pre_partition command. The log file can be displayed with a view report command by including a tss.log name argument entered from the pre-partition database state. The Target system specification log describes the results of board-system compilation and generation.

Target System Specification Report

The Target system specification report can be displayed with a view report command by including a tss.rpt name argument entered from the pre-partition (or subsequent) database state. The report describes the composition of the target system specification in terms of board and cable usage and clock, reset, and voltage region settings.

Unsupported Timing Models Log

The Unsupported Timing Models Log is available from a pre-partitioned (or subsequent) state following a run pre_partition command. The log file can be displayed with a view report command by including a partitioner_timing_model.log name argument entered from the pre-partition database state. The log file lists unsupported and hierarchical timing models targeted for the partitioner and router.

Pre-partition Log

The Pre-Partition Log is available from a pre-partitioned (or subsequent) state following a run pre_partition command. The log file can be displayed with a view report command by including a pre_partition.srr name argument entered from the pre-partition database state. The log file describes the mapper initialization sequence and includes sections with clock information such as a Clock Summary, Clock Load Summary, and Clock Optimization Report.

Trim Dependent Table Log

This log is available from the pre-partition state and can be displayed with a view report command by including a *designName_*trimdep.srr name argument entered from the pre-partition database state. The log lists the linker status from generating the multi-SRS database.

Constraint Application Log

The Constraint Application Log file is available from a pre-partitioned (or subsequent) state following a run pre_partition command. The file can be displayed with a view report command by including a constraints_application.srr name argument entered from the pre-partition database state. The report lists mapper initialization status.

Area Estimation Log

The Area Estimation Log file is available from a pre-partitioned state following a run pre_partition command. The log file can be displayed by a view report command entered from the pre-partition (or subsequent) database state. The individual log file can be explicitly displayed by including an area_estimation.log name argument with the view report command. The log includes a mapping summary and a link to the area est map.srr report.

Partition Database State Log Files and Reports

The run partition command produces a set of report log files that can be displayed by a view report command entered from the partition (or subsequent) database state. Individual partitioning reports can be explicitly displayed by entering the name string argument for the view report command as shown in the following table:

view report Command Argument	Report Name in Report View
cell_assignments.csv	Assignment CSV File, on page 166
timing_partition.rpt	Multi-hop Path Report, on page 166
partition.log	Partition Log, on page 166
partition.rpt	Partition Report, on page 167
partition_build.log	Partition netlist creation log, on page 167

view report Command Argument	Report Name in Report View	
tdm_nonqualified.rpt	Report of all nets disqualified for TDM, on page 167	
tdm_qualified.rpt	Report of all nets qualified for TDM, on page 167	
<topmodulename>_identify_report.log</topmodulename>	ntify_report.log	

Assignment CSV File

The assignment CSV file reports the physical resources required by the design. The report is in Comma Separated Value format for spread-sheet display. To create a basic excel spread sheet:

- 1. Copy the report file contents, beginning with line 6, into an excel spread sheet.
- 2. On the Data tab, select Text to Columns to open the first sheet of the wizard and click Next.
- 3. On the second, make sure that the Comma delimiter check box is checked and click Next.
- 4. On the third sheet, view the preview and click Finish to update the spread sheet with the column-formatted data.

Multi-hop Path Report

The Multi-hop Path Report can be displayed with a view report command by including a timing.rpt name argument entered from the partition (or subsequent) database state. The report describes the inter-FPGA critical net connections and multi-hop pad lengths.

Partition Log

The Partition Log (partition.log) describes the partitioning flow from environment preparation through various summaries and finally the writing of results to the PCF file. The log file includes section and subsection headings identified by both title and an AP message ID; the message IDs are linked directly to the messages references documentation.

Partition Report

The Partition Report (partition.rpt) is a detailed report of the configuration, target system detail including bin, port, trace, and cell assignments, and net and global routing information. The report file includes section and subsection headings identified by both title and an AP message ID; the message IDs are linked directly to the messages references documentation.

Partition netlist creation log

The Partition netlist creation log is displayed by a view report command by including a partition_build.log name argument entered from the partition (or subsequent) database state. The log reports the status of both the unpartitioned and post-partitioned netlists.

Report of all nets disqualified for TDM

The Report of all nets disqualified for TDM is displayed by a view report command by including a tdm_nonqualified.rpt name argument entered from the partition (or subsequent) database state. The report lists the nets that are not qualified for TDM.

Report of all nets qualified for TDM

The Report of all nets qualified for TDM is displayed by a view report command by including a tdm_qualified.rpt name argument entered from the partition (or subsequent) database state. The report lists the nets that are qualified for TDM.

Identify Instrumentor Report Log

This report is generated only if you run the **report instrumentation** command.

The report provides the instrumentation details on each FPGA, based on the Instrumentor Debugger Constraints (IDC) files applied up to the point in the flow. This report helps you reduce the turnaround time by detecting debugging limitations early in the cycle.

System-Route Database State Log Files and Reports

The run system_route command produces a set of report log files that can be displayed by a view report command entered from the system-route (or subsequent) database state. Individual reports can be explicitly displayed by entering the name string argument for the view report command as shown in the following table:

view report Command Argument	Report Name in Report View	
timing_route.rpt	Multi-hop Path Report, on page 168	
system_route.log	System Route Log, on page 168	
system_route.rpt	System Route Report, on page 168	
route_build.log	Partition netlist creation log, on page 169	
<topmodulename>_identify_report.log</topmodulename>	Identify Instrumentor Report Log, on page 169	

Multi-hop Path Report

The Multi-hop Path Report can be displayed with a view report command by including a timing.rpt name argument entered from a partition, system-route, or subsequent database state. The report describes the inter-FPGA critical net connections and multi-hop pad lengths.

System Route Log

The routing log file (system_route.log) describes the routing flow from preparation through various routing summaries including net paths, trace usage, and global routes, and concluding with the writing of results. The log file includes section and subsection headings identified by both title and an AP message ID; the message IDs are linked directly to the messages references documentation.

System Route Report

The System Route Report (system_route.rpt) is a detailed report of the configuration and target system detail including individual:

- pin and trace assignments
- · net and global routing information

· feedthrough and net-splitting information

The report file includes section and subsection headings. These sections are identified by both title and an AP message ID; the message IDs are linked directly to the messages references documentation.

Partition netlist creation log

The Partition netlist creation log is displayed by a view report command by including a route_build.log name argument entered from the partition (or subsequent) database state. The log reports the status of both the unpartitioned and post-partitioned netlists.

Identify Instrumentor Report Log

This report is generated only if you run the **report instrumentation** command.

The report provides the instrumentation details on each FPGA, based on the Instrumentor Debugger Constraints (IDC) files applied up to the point in the flow. This report helps you reduce the turnaround time by detecting debugging limitations early in the cycle.

System-Generate Database State Log Files and Reports

The run system_generate command produces a set of report log files that can be displayed by a view report command entered from the system-generate database state. Individual reports can be explicitly displayed by entering the name string argument for the view report command as shown in the following table:

view report Command Argument	Report Name in Report View	
board_iostd_report.txt	Board IO STD Report, on page 170	
system_generate.log	System generate log, on page 170	
syntax_constraint_check.rpt	Syntax Constraint Check Report, on page 170	
timest_cons.log	Timing Estimation Constraint Application Log, on page 170	
time_budget.log	Timing Budgets Generation Log, on page 170	

Board IO STD Report

The Board IO STD Report can be displayed with a view report command by including a board_iostd_report.txt name argument entered from the system-generate database state. The file lists the I/O used by board and their voltage levels.

System generate log

The System Generate Log can be displayed with a view report command by including a system_generate.log name argument entered from the system-generate database state. The log describes the FPGA and UMRBus assignments, TDM assignments and lists the SLP machine-generated exit code.

Pre-map Log

The Pre-map Log can be displayed with a view report command by including a pre_map.srr name argument entered from the system-generate database state. The log includes sections with clock information such as a Clock Summary, Clock Load Summary, and Clock Optimization Report.

Syntax Constraint Check Report

The Syntax Constraint Check Report can be displayed with a view report command by including a syntax_constraint_check.rpt name argument entered from the system-generate database state. The report lists the results from the constraint checker and also includes a clock summary.

Timing Estimation Constraint Application Log

This log is available from the system-generate state and can be displayed with a view report command by including a timest_cons.log name argument entered from the system-generate database state. The log lists the results from the syntax and constraint checkers and also includes a clock summary.

Timing Budgets Generation Log

The Time Budgets Generation Log can be displayed with a view report command by including a time_budget.log name argument entered from the system-generate database state (the report is also available from a mapped state on execution

of a report timing -generate command). The report is automatically displayed and can be redisplayed from a view report command by including a *designName*.ta argument. Timing information in the report includes a performance summary and timing details on worst-case slack.

Miscellaneous Log Files and Reports

RTL Diagnostics Report

This report is available only from root on execution of a report rtl_diagnostics command. The report is automatically displayed on command execution and can be redisplayed from a view report command by including a *designName_compiler.srr* argument. The report lists problems that can impact design compilation.

Automatic Partitioner (aptn) Log

The aptn log file can be displayed with a view report command by including an aptn.log name argument following execution of a report target_system command. The log file lists the target system details for bins and connectivity. The report file includes section and subsection headings. These sections are identified by both title and an AP message ID; the message IDs are linked directly to the messages references documentation.

Partition & Route Target System Report

The Partition & Route Target System Report can be displayed with a view report command by including a pcf_tss_report.rpt name argument following execution of a report target_system command. The log file includes a target system summary and a target system details section. The report file includes section and subsection headings. These sections are identified by both title and an AP message ID; the message IDs are linked directly to the messages references documentation.

Pre-Instrument Log

The Pre-Instrument Log can be displayed with a view report command by including a *designName_*identify_db_generator.srr name argument entered from the pre-instrument database state. The log lists the results of design compilation.

Archive Summary Log

The archive_summary.log file is written to the .sar destination file directory as a result of the archive operation. The summary lists the number of files archived and the archived database states.

Configuration Commands for Partitioning Reports

This section describes the report-configuration commands that assist in the interpretation of the partition and system-route reports.

Many of the entries in the report files use PCF commands directly (see Chapter 3, *Partition Constraint File Tcl Commands* in the Command Reference). Other entries use "pseudo" commands, which cannot be direct inputs to the tool but which can be entered in specific files.

The reports rely on the command syntax to convey detailed configuration information. Reports can be extremely lengthy, but can be processed by scripts to include only the details of interest or to reformat for project requirements. For example, to list split nets that originate from a particular FPGA, you can create a script to list only the modify_nets commands that include -split and -fromFPGA arguments.

The following report-configuration commands are described in this section.

assign_trace	global_route	net_connections
connection_model	modify_net	target_system

A report_control PCF command is also available (see report_control, on page 192) to control the type and amount of information printed to log and report files.

connection_model

Reports all of the available connection models for the current run.

Syntax

```
connection model modelType -modules {moduleList}
```

modelType

The type of the connection model. Reported types are ACPM, HSTDM, HSTDM ERD, and DIRECT.

-modules {moduleList}

A list of the available multiplexing ratios for the *modelType*. The DIRECT connection model has a ratio of 1 (no multiplexing).

Example

```
connection model HSTDM -modules {
  HSTDM 8by2 8
  HSTDM 16by2 16
  HSTDM 24by2 24
  HSTDM 32by2 32
  HSTDM 40by2 40
   HSTDM 48by2 48
   HSTDM 56by2 56
   HSTDM 64by2 64
   HSTDM 72by2 72
   HSTDM 80by2 80
   HSTDM 88by2 88
   HSTDM 96by2 96
   HSTDM 104by2 104
   HSTDM 112by2 112
  HSTDM 120by2 120
  HSTDM 128by2 128
}
```

target_system

Provides details of the target system for referencing information on pin and trace names. The target system report represents the most detailed target system after all PCF files have been applied.

Syntax

```
target_system targetName
bin binName -type typeName -pins pinCount [-locked]
    [-resource {resource vector [ ... resource vector] ] }
pin pinName -bin owner -trace traceName -width width
    [-diff_pin pinName {-neg |-pos}] [-is_clock]
trace traceName [-connection_model modelType]
    [-function {functionName}][-from name] -pins {pinNameList}
```

targetName

Specifies the name of the target system.

```
bin binName -type typeName -pins pinCount [-locked]
    [-resource {resource Vector [ ... resource vector]] }
```

Specifies the name of the bin. The -type and -pins arguments are required and define the bin type (for example, Port or FPGA) and pin count. The optional -locked argument indicates that the bin has been locked either by default in the TSS generator or by the user. Cells and ports can only be assigned to locked bins through PCF commands. The -resource argument identifies any number of resource-value pairs enclosed in curly braces.

```
pin pinName -bin owner -trace traceName -width width [-diff_pin pinName {-neg |-pos}]
    [-is_clock]
```

Specifies the name of the pin. The -bin, -trace, and -width arguments are required and identify the corresponding bin, the name of the associated trace, and the width of that trace. The optional -diff_pin argument indicates if the pin is part of a differential pair (-pos is the default), and the -is_clock argument identifies the pin as a clock pin.

```
trace traceName [-connection_model modelType] [-function {functionName}]
    [-from name] -pins {pinNameList}
```

Specifies the name of the trace. The -pins argument is required; the list entries are space-separated and enclosed in curly braces. The -connection_model, -function, and -from arguments are optional and describe the model type (usually DIRECT to indicate that TDM is not allowed), trace function, and the source bin if it is a bidirectional trace.

Example

```
target_system DETAIL

bin mb1.uA -type FPGA -pins 1123 -resource {LUT 1243200
    LUTM 621600 DFF 2486400 BRAM 1320 DSP 2160 IO 1200}
bin cpx1 -type Port -pins 50 -resource {PORT 50}
bin mb1.cde -type External -pins 105 -locked

pin mb1.cde/BC172.A_UMR_OUT[11] -bin mb1.cde -trace
mb1.A_UMR_OUT[11] -width 1 -diff_pin BC172.A_UMR_OUT[10] -neg

trace mb1.CLK_100MHz[0] -connection_model DIRECT
    -function {GCLKO_100MHz hard} -pins {
        mb1.clk.osc_100mhz/BC314.On
        mb1.uA/BC315.GCLKN[0]
        mb1.uB/BC316.GCLKN[0]
        mb1.uC/BC317.GCLKN[0]
        mb1.uD/BC318.GCLKN[0]
}
```

global route

Reports the global route result for each external net.

Syntax

```
global_route netName [-feedthrough] [-unrouted -reason {descriptor}]
  -tdm connectionModelName -ratio integer
  -from binName [-through binName [... -through binName]] -to {binList}
  [-using {traceGroupList}]
```

netName

The name of the external net.

-feedthrough

Indicates that the net is to be routed through one or more intermediate FPGAs.

-unrouted

Indicates that no legal routing could be found for the net (the -using field contains a list of trace groups with matching bin connectivity). The -reason argument indicates why the trace group is not legal. The reason descriptors are:

- FUNCTION (ChannelFunction) the net and the channel do not have compatible function attributes. The reason includes the function of the channel in parentheses.
- CAPACITY previous assignments to the channel have used all its capacity
- CLOCK all clock resources for this channel have been used

-tdm connectionModelName -ratio integer

Indicates the TDM type and ratio.

-from binName

Lists the source bin for the net.

-through binName

Lists any intermediate bins between the -from bin and bins in the -to list.

-to binList

Lists one or more destination bins.

-using {traceGroupList}

Lists the trace groups used for the route.

Report Examples

```
global_route clrn
   -from mb1.reset -to {mb1.uD mb1.uC mb1.uB mb1.uA mb1.cde mb2.uD
   mb2.uC mb2.uB mb2.uA mb2.reset mb2.cde} -using _T_5049

global_route net1
   -from mb_2.uA -to mb_1.uD -using _T_2198 -tdm HSTDM -ratio 24

global_route n[147]
   -feedthrough -from TOP_IO_HT3_mb1_D1 -to mb1.uA
   -through {mb1.uD} -using {_T_5047 _T_5034}

global_route -unrouted c[48]
```

net_connections

Reports limited information about the connections of the net. This section of the report also uses the net_attribute PCF command to report the non-default values of the net attributes and is paired with global_route.

Syntax

```
net_connections netName -num_pins integer
-source_port |-source_cell {binName cellName}
-sink_port |-sink_cell {binName cellName} ...
```

netName

The name of the net.

-num_pins integer

Lists the number of pins for the connection.

-source_port |-source_cell {binName cellName}

Reports the bin and cell of the driving port or cell for the net.

-sink_port |-sink_cell| {binName cellName} ...

Reports a receiving bin and one cell or port in the receiving bin connected to the net. A cell or port is listed for each receiving bin connected to that net.

Example

```
net_connections -num_pins 2 clk_3_p
    -source_port {mb_1.clk.pll1 clk_3_p}
    -sink_cell {mb_2.uA i_alpine_top}

net_connections -num_pins 7 gclk0
    -source_port {mb_1.clk.pll1 gclk0}
    -sink_cell {mb_2.uA sync_dut_core_resetn}
    -sink_cell {mb_1.uC fpga_resetn2}
    -sink_cell {mb_1.uB fpga_resetn3}
    -sink_cell {mb_1.uA fpga_resetn4}
```

modify_net

Reports the trace assignment for a net when multi-terminal and feedthrough nets are encountered. Each modified-net entry includes the original net name, the port bin of the driver, and the consuming port bin.

Syntax

modify_net

source of the original net.

- -split -orig net netName -new net netName -fromFPGA binName
- -feedthrough binName -orig net netName -in net netName -out net netName
- -disconnect netName -connect netName [-toPort|-toFPGA] binName
- -split -orig_net netName -new_net netName -fromFPGA binName Indicates a split (multi-terminal) net. The -orig_net argument identifies the name of the original (pre-split) net, and the -new_net argument identifies the name of the new net. The -fromFPGA argument defines the FPGA
- -feedthrough binName -orig_net netName -in_net netName -out_net netName Indicates a net that passes through an intermediate FPGA (with no attached logic).
- -disconnect netName -connect netName [-toPort|-toFPGA] binName Indicates a net that is being relocated.

Description

The partitioner creates buffered copies of nets when required to effectively use the available routing resources (traces). Three different net modifications are reported by modify net.

Net splitting copies a net so that it can be routed on a different channel from the original net and is reported using the -split option. For example, a net sourced in bin mb1.uA that drives cells in mb1.uB and mb1.uC must be split into two, point-to-point nets routed on the mb1.uA->mb1.uB and mb1.uA->mb1.uC traces.

Feedthroughs use an intermediate FPGA to enable a signal to be routed from its source FPGA to a destination FPGA when there are no available traces for a point-to-point route. Feedthrough paths are reported using the -feedthrough

option. For example, a net sourced in mb1.uA must drive a signal in mb1.uC, but there are no traces available between the two bins. The router, to make the connection, buffers the signal, assigns the buffer to an intermediate FPGA (mb1.uB), and creates a new net on the output of mb1.uB.

A new net resulting from a split or feedthrough operation must be connected to its proper destination bin and the original net must be disconnected. The -disconnect and -connect command options report the swap.

System Route Report Example

```
modify_net -split -orig_net wbm_data_i8[24]
    -new_net wbm_data_i8_s[24] -fromFPGA mb1.uB

modify_net -feedthrough mb1.uB -orig_net wbm_addr_o8[31]
    -in_net wbm_addr_o8[31] -out_net wbm_addr_o8_ft[31]

modify_net -disconnect wbm_addr_o8[31]
    -connect wbm_addr_o8 ft[31] -toFPGA mb1.uC
```

assign_trace

Reports the detailed routing trace assignments.

Syntax

assign_trace [-ratio ratio] [-module tdmModuleName] [-clock_capable]
netName|{netList} traceName

-ratio ratio

Indicates the TDM ratio when the trace is multiplexed by an HSTDM or ACPM module. The *netList* argument lists all of the resultant multiplexed traces.

-module tdmModuleName

Indicates the TDM module type if the trace is being multiplexed.

-clock capable

Indicates if the trace is clock capable.

netName|{netList}

Indicates the name of the net or nets assigned to the trace. The *netList* argument is a space separated list of all of the multiplexed nets assigned to the trace and is enclosed in curly braces.

traceName

The name of the assigned trace.

System Route Report Example

```
assign_trace -ratio 4 -module HSTDM_4by2
{ newtop.t2.spc.tlu_trap_pc_0[46]
  newtop.t2.spc.tlu_trap_pc_1[15]
  newtop.t2.spc.tlu_npc_w[6]
  newtop.t2.spc.tlu_ifu_pstate_priv[0] } mb1_A23_D[5]
assign trace wbm data o8[39] mb1 A23 C[11]
```

UPF Report

The UPF report contains information about the number and names of power domains created along with their isolation and retention policies. It provides information about the power domain supply and corruption. See *Including UPF Specifications*, on page 827 of the *User Guide* for information about using UPF specifications.

The UPF report contains information about the number and names of power domains created along with their isolation and retention policies. This report provides information regarding the power domain supply and corruption.

```
Report: db2 (root)
                                                                         UPF Report
# c0 (compile)

    Compile Log (top_compiler.sm)

   Multi-srs Generator Log (top_multi_srs_g
                                       Run Time
# pm1 (pre_map)
                                       Number of power domains :
  HAPS IO Report (haps io report.txt)
   Figure 2 Syntax Constraint Check Report (syntax )

    Design Power Intent Information (upf.rpt) 1)

   ▶ Constraint Check Report (constraint_check Name
   Pre-map Log (pre_map.srr)
                                       Scope
                                       Mapped
                                                                 TRUE
# m1 (map)

    Synthesis Log (map.sm)


                                       Mapped elements
                                                                 inst\[1\]\.inst ram wrap.inst ram
       Clock Optimization Summary
                                       Un-mapped elements
      D START OF TIMING REPORT
                                       Overlapping PDs
                                       Corruption
       Mapping Summary:
                                       Power supplies
                                                              : primary-]{ PD1.primary [power, PD1.primary.power] }
                                       Retention policies
                                       1) Name
                                                                 ret_PD1
                                       Mapped
                                                                 TRUE
                                       Type
                                                                 Domain
                                       Save signal
                                                                 {save, low}
                                       Restore signal
                                                                  {save, high}
                                       Mapped elements
                                                                  inst\[1\]\.inst_ram_wrap.inst_ram.dout[15:0] in:
                                       Un-mapped elements
                                       Isolation policies
                                       1) Name
                                                              : iso_FD1_both
                                       Mapped
                                                                 TRUE
                                                              : Domain
                                       Type
                                       Control signal
                                                                 (iso, high)
                                       Clamp value
                                                                 latch
                                       Mapped elements
                                                                  inst\[1\]\.inst_ram_wrap.inst_ram.dout[0]
                                         "mapped elements
                                                                  inet((1))) inst ram wrap inst ram clk
```

See the following table for a detailed description of the UPF report.

Name: name Specifies the power domain, isolation, or retention name. Scope: Instance Specifies the instance in which the power domain was created. Mapped: TRUE FALSE Specifies the status of the power domain, isolation policy, or retention policy. The power domain status overrides the status of the strategy. The status can be TRUE (implemented) or FALSE (ignored). Mapped elements: elementName Specifies the power domain, isolation, or retention elements that are marked for debug sampling. Un-mapped elements: elementName Specifies the power domain, isolation, or retention elements that are ignored. Overlapping PDs: PDnames Specifies the power domain, isolation, or retention elements that are ignored. Corruption: Enabled Disabled Specifies information for the parent power domain. Power supplies: Primary->supplySet, ground, supplyNet, power, supplyNet Type: Default Explicit Specifies if the isolation or retention strategy is domain-level (defined without -elements) or explicit (with -elements) Save signal: name, sense Specifies the retention save signal with either high or low sense. Restore signal: name, sense Specifies the isolation control signal with either high or low sense. Control signal: name, sense Specifies the isolation clamp value.	Options	Description
Was created. Mapped: TRUE FALSE Specifies the status of the power domain, isolation policy, or retention policy. The power domain status overrides the status of the strategy. The status can be TRUE (implemented) or FALSE (ignored). Mapped elements: elementName Specifies the power domain, isolation, or retention elements that are marked for debug sampling. Un-mapped elements: elementName Overlapping PDs: PDnames Specifies the power domain, isolation, or retention elements that are ignored. Corruption: Enabled Disabled Specifies information for the parent power domain. Corruption: Enabled Disabled Specifies whether or not power domain corruption is enabled. Power supplies: Primary->supplySet, ground, supplyNet, power, supplyNet Type: Default Explicit Specifies if the isolation or retention strategy is domain-level (defined without -elements) or explicit (with -elements) Save signal: name, sense Specifies the retention save signal with either high or low sense. Control signal: name, sense Specifies the isolation control signal with either high or low sense.	Name: name	
isolation policy, or retention policy. The power domain status overrides the status of the strategy. The status can be TRUE (implemented) or FALSE (ignored). Mapped elements: elementName Specifies the power domain, isolation, or retention elements that are marked for debug sampling. Un-mapped elements: elementName Specifies the power domain, isolation, or retention elements that are ignored. Overlapping PDs: PDnames Specifies information for the parent power domain. Corruption: Enabled Disabled Specifies whether or not power domain corruption is enabled. Power supplies: Primary->supplySet, ground, supplyNet, power, supplyNet Type: Default Explicit Specifies if the isolation or retention strategy is domain-level (defined without -elements) or explicit (with -elements) Save signal: name, sense Specifies the retention restore signal with either high or low sense. Control signal: name, sense Specifies the isolation control signal with either high or low sense.	Scope: instance	
The control signal: name, sense Un-mapped elements: elementName Un-mapped elements: specifies the power domain, isolation, or retention elements that are ignored. Specifies information for the parent power domain. Specifies whether or not power domain corruption is enabled. Specifies information for the primary power supplies: Power supplies: Primary>supplySet, ground, supplyNet, power, supplyNet Type: Default Explicit Specifies if the isolation or retention strategy is domain-level (defined without -elements) or explicit (with -elements) Save signal: name, sense Specifies the retention save signal with either high or low sense. Specifies the isolation control signal with either high or low sense. Specifies the isolation control signal with either high or low sense.	Mapped: TRUE FALSE	isolation policy, or retention policy. The power domain status overrides the status of the strategy. The status can be TRUE (implemented)
element/Nameretention elements that are ignored.Overlapping PDs: PDnamesSpecifies information for the parent power domain.Corruption: Enabled DisabledSpecifies whether or not power domain corruption is enabled.Power supplies: Primary->supplySet, ground, supplyNet, power, supplyNetSpecifies information for the primary power supply of the power domain.Type: Default ExplicitSpecifies if the isolation or retention strategy is domain-level (defined without -elements) or explicit (with -elements)Save signal: name, senseSpecifies the retention save signal with either high or low sense.Restore signal: name, senseSpecifies the retention restore signal with either high or low sense.Control signal: name, senseSpecifies the isolation control signal with either high or low sense.	Mapped elements: elementName	retention elements that are marked for debug
Corruption: Enabled Disabled		
Power supplies: Primary->supplySet, ground, supplyNet, power, supplyNet Type: Default Explicit Specifies information for the primary power supply of the power domain. Specifies if the isolation or retention strategy is domain-level (defined without -elements) or explicit (with -elements) Save signal: name, sense Specifies the retention save signal with either high or low sense. Restore signal: name, sense Specifies the retention restore signal with either high or low sense. Control signal: name, sense Specifies the isolation control signal with either high or low sense.	Overlapping PDs: PDnames	
Primary->supplySet, ground, supplyNet, power, supplyNet Type: Default Explicit Specifies if the isolation or retention strategy is domain-level (defined without -elements) or explicit (with -elements) Save signal: name, sense Specifies the retention save signal with either high or low sense. Restore signal: name, sense Specifies the retention restore signal with either high or low sense. Control signal: name, sense Specifies the isolation control signal with either high or low sense.	Corruption: Enabled Disabled	
domain-level (defined without -elements) or explicit (with -elements) Save signal: name, sense Specifies the retention save signal with either high or low sense. Restore signal: name, sense Specifies the retention restore signal with either high or low sense. Control signal: name, sense Specifies the isolation control signal with either high or low sense.	Primary->supplySet, ground,	
high or low sense. Restore signal: name, sense Specifies the retention restore signal with either high or low sense. Control signal: name, sense Specifies the isolation control signal with either high or low sense.	Type: Default Explicit	domain-level (defined without -elements) or
high or low sense. Control signal: name, sense Specifies the isolation control signal with either high or low sense.	Save signal: <i>name</i> , <i>sense</i>	
high or low sense.	Restore signal: name, sense	
Clamp value: 0 1 latch Specifies the isolation clamp value.	Control signal: name, sense	
	Clamp value: 0 1 latch	Specifies the isolation clamp value.

Formal Verification Report and Files

A formal verification report is available as a result of running the Formality equivalency checker. Descriptions of the individual areas of the report are keyed to the table that follows.



In the report:



Formality Information

Provides information regarding formality settings, formality working directory paths, and the total runtime taken for the complete verification process.

Post Map Formality Verification Summary

- Provides overall information about the design being verified including:
 - Partitions which were run.
 - Parameter of partitions.
 - Verification black-box information.
 - Area of the partition.
 - Status of the verification run for the partition.
 - Hint which allows the user to re-synthesize the partition.
 - Report Formality log file for a given partition.
 - · Session links for opening Formality session for the partitions which failed.

Instantiation of Modules Containing Inferred Memories

- Lists all the design partitions that contain inferred memories. These cannot be verified using Formality and require VCS simulation.
 - Instance: module instances that must be verified by simulation.
 - Resynthesize: provides a link for re-synthesizing the partition for further analysis and debugging.
 - VCS Simulation: launch VCS simulator.

Verification Black-Box Report

Lists all modules defined as synthesis black boxes originating from files other than Verilog and VHDL.

The Formality equivalency checker requires a Setup Verification for Formality (.svf) script file that contains the Formality commands. These commands provide guidance so that the Formality tool can account for the transformations made by the synthesis optimizations. For example, if the synthesis tool duplicates a register to improve drive strength, this file records the register duplication. From the information in this file, the Formality tool is able to account for the extra register during compare-point matching and verification. The SVF file supports the following Formality commands:

```
guide_reg_merging
guide_reg_duplication
guide_reg_constant
```

Unified Compile Input Files

This section describes some files and associated commands used for unified compile:

- UPF File for Unified Compile, on page 188
- UTF File, on page 188
- VCS Script, on page 191

UPF File for Unified Compile

The IEEE 1801-2009 Unified Power Format (UPF) is a standard that allows you to focus on power as a key consideration early in the design process. Expressing power intent is increasingly important as larger designs, especially SoC designs, consume more power. The power specifications are provided in a UPF file, which can be used by multiple tools.

With the UC flow, the UPF file is specified in the VCS command line when the design is first compiled. This is different from the standard compiler flow where the file is read in and used at the run compile state.

- You can only specify one UPF file. If you have multiple files, specify one file with the vcs command and source the other files from this file.
- To control the value of corruption (register + memory) at compile time, specify this command in the UPF file:

```
set_design_attributes -attribute SNPS_random_corruption 0 | 1| I
```

0 is the default value and specifies all zeros corruption. 1 specifies all ones corruption, and I specifies inversion-based corruption.

• Currently, you can only specify a UPF file for the following technologies: Xilinx Virtex UltraScale+ and Versal

UTF File

The UTF (Unified Tcl Format) file is an input file for VCS unified compile, and contains design information. The file must include the vcs_exec_command to specify the VCS script, but others are optional. The UC methodology does not

support every UTF command; the following table lists some of the supported UTF commands that are most used. For details about the UTF commands, refer to the VCS documentation.

vcs_exec_command {VCS_script}	Required. Within the curly braces, specify the VCS script (see assertion_synthesis Syntax, on page 74) that contains the commands to run the VCS tool. The script can be any supported VCS format, like .csh, .ksh, etc. Syntax example: vcs_exec_command {vcs_dut.csh}
set_hwtop -module <top_module_name> vcs_exec_command -hw_top</top_module_name>	Specifies the top level of the design; can also be set through vcs_exec_command:
synthesis -blackbox {moduleName}	Black-boxes the specified modules in the designs, but you must include the definitions for the modules or entities in the VCS script. Use spaces to separate multiple module names. synthesis -blackbox {andGate1 andGate2 andGate3}
assertion_synthesis	Writes HDL assertions into the VCS database instead of ignoring them. Use assertion_synthesis -enable to write out all assertions. To enable specific assertions, use assertion_synthesis +assert moduleName.label. Here, module and label identify the module and the assertion to enable, respectively. See assertion_synthesis Syntax, on page 74 for an overview.
memory_preferences scan_path { <i>listofPaths</i> }	Specifies the search path for the memory initialization files (specified using \$readmemb/\$readmemh) in the UC flow. To specify multiple paths separate them using spaces. For example: memory_preferences -scan_path {/prj/tools/ip2/memblock1 /prj/tools/ipe/memblock3}

Example UTF File

```
vcs_exec_command { vcs -full64\
   -hw_top=example_cgmac_wrapper \
   +libext+.v \
   +define+$CGMAC_ITF \
    ../src/dut/example_cgmac_wrapper.v \
    ./src/dut/dut.v }
```

assertion_synthesis Syntax

The UTF assertion_synthesis command controls how SVAs are implemented. Refer to the VCS documentation for the complete syntax.

assertion_synthesis [-enable <value>] [-ignore (<sva_type>)] [-path <path>]
[-tree <hierarchy_name>] [-module <module_name>] [-assert <#SVA_instance>]

assertion_synthesis Option	Description
-enable ALL	Synthesizes all assertions.
-ignore IMMEDIATE CONCURRENT ALL	Specifies the type of assertions to ignore. ALL means that no SVAs are synthesized.
-path < <i>path</i> >	Does not synthesize SVAs in the given hierarchy.
+path < <i>path</i> >	Synthesizes all SVAs in the specified hierarchy.
-tree <hierarchy_name></hierarchy_name>	Does not synthesize SVAs below the given hierarchy.
+tree <hierarchy_name></hierarchy_name>	Synthesizes all SVAs below the given hierarchy.
-module <module_name></module_name>	Does not synthesize any SVAs in the given module.
+module <module_name></module_name>	Synthesizes all SVAs in the given module.
-assert #SVA_instance	Does not synthesize the specified SVA instance.
+assert #SVA_instance	Synthesizes the specified SVA instance.

wire_resolution Command for XMR Conflicts

The UTF wire_resolution command is used to resolve conflicts when there are multiple drivers. This is the RTL code:

```
assign top.inst1.din1=din3;
sub1 #(.width(width)) inst1
(.clk(clk),.rst_n(rst_n),.din1(din1),.dout1(dout1));
```


This is the UTF syntax:

wire_resolution -default_xmr_conflict {WAND | WOR | XMR}

The following examples show the effects of different wire resolution command settings:


Implementation when wire resolution is set to the default, WAND:

wire resolution -default xmr conflict {WAND}



Implementation when wire resolution is set to WOR:

wire resolution -default xmr conflict {WOR}



When wire resolution is set to XMR, the XMR has the highest priority.

VCS Script

The VCS script specifies the commands used to run unified compile on the design. This section contains an overview of typical commands; consult the VCS documentation for complete details.

The script must include this information:

- Basics
 - The RTL source files
 - The source language
 - The compilation library
 - The design top
 - Top-level VHDL generics and Verilog parameters

- include paths
- Top-level Verilog macros
- Library paths
- Verilog library file name extension
- The vcs_exec_command, which specifies VCS commands for analysis and elaboration.
 - vlogan/vhdlan analysis commands, according to the HDL used for the design, The table lists commonly-used options:

Argument	Description
Verilog Analyzer (vlogan)	
+define+ <macro></macro>	Defines a macro in the Verilog source
-f file	Specifies files and command options
-l <logfile></logfile>	Generates the log file
-q or - quiet	No internal messages and banner
-v <lib_file></lib_file>	Specifies a Verilog library file
-y <libdir></libdir>	Specifies a directory of Verilog library files
+libext+ <ext></ext>	Specifies library file extensions (used with -y)
-work	Analyzes into a specified logical library
+v2k	Enables Verilog 2001 constructs
-sverilog	Enables SystemVerilog constructs
-timescale=1ns/1ps	Specifies a default timescale
+incdir+ <dir></dir>	Specifies search directory for included files+librescan: Searches unresolved module starting first library in the vlogan command
VHDL Analyzer (vhdlan)	
-work <libdir></libdir>	Analyzes into a specified logical library
-q or - quiet	No internal messages and banner
-vhdl87	Enables VHDL 87 syntax instead of VHDL 93

Argument	Description
-f file	Specifies files and command options
-xlrm	Allows a relaxed or non-LRM-compliant code
-smart_order	Identifies the file order dependencies

 vcs elaboration command, to build the design hierarchy from the library files generated during the analysis phase. The table below lists commonly used arguments.

Argument	Description
Elaboration command (vcs)	
-l <logfile></logfile>	Generates the log file
-P pli.tab	Compiles the user-defined PLI table
<.c .o files>	Adds C or object files to compile
-xlrm	Allows a relaxed/non-LRM compliant code
-ignore driver_checks	Suppresses multiple driver checks
-liblist:	Specifies the library search order for unresolved
module or entity	Instantiated in Verilog

Use these additional vcs commands to get information:

Command	Description
vcs -full64 -id	Checks the VCS setup, version, and platform
vcs -full64 -doc	Accesses VCS setup and compilation commands%

Proto_rt Input Files

This section describes some files and associated commands used by the Proto_rt Confpro package to define HAPS modules for IP Training:

• Proto_rt Tcl Script, on page 194

• Hardware Mapping File (HMF), on page 194

Proto_rt Tcl Script

You can run the proto_rt package from the host machine where the HAPS systems are connected. Call the proto_rt package from the Confpro shell.

You can run the script from the Confpro shell directly or from a TCL file. The first entry in the file must be package require proto_rt, followed by the proto_rt commands you want to run. You can then source the file in Confpro:

```
$HAPS INSTALL DIR/bin/confprosh run commands.tcl
```

See *proto_rt::run_ipinfra*, on page 96 in the *HAPS Prototyping Debugging Environment Reference* for syntax details for the commands to include in the script.

Example

This is an example of a run_commands.tcl file:

```
package require proto_rt
proto rt::run ipinfra -hmf hmf.hmf -train all
```

Hardware Mapping File (HMF)

To specify IP training with HAPS-100 systems, use an HMF file in JSON format with .hmf as the file name extension. The file specifies the serial numbers of the HAPS modules.

You can specify selected FPGAs from HAPS modules to be used for training. If no FPGA is specified, all FPGAs in the modules are considered for training. The HMF file is specified with the proto_rt command, which is used to run training. See proto_rt::run_ipinfra, on page 96 in the HAPS Prototyping Debugging Environment Reference for the syntax of the command that uses the HMF information.

Examples

1. Example of an HMF file with serial numbers of HAPS modules. All FPGAs in both the modules are considered for training.

```
{"
    "tsdmaphaps": {"
        "FB1": {"serial": "X001234"}",
        "FB2": {"serial": "X005678"}"
    }"
}"
```

2. Example of an HMF file with serial number and FPGA information. Only FPGA A and B in both modules are used for the training.

```
{"
    "tsdmaphaps": {"
        "FB1.uA": {"serial": "X001234", "fpga": "uA"}",
        "FB1.uB": {"serial": "X001234", "fpga": "uB"}",
        "FB2.uA": {"serial": "X005678", "fpga": "uA"}",
        "FB2.uB": {"serial": "X005678", "fpga": "uB"}"
    }"
}"
```

While using a HMF file, make sure all HAPS modules connected to the host are closed using the cfg_close command.

Index

Symbols	D
53 ? wildcard Timing Analyzer 55	data view operations 88 database
area estimation log 165 ASICs, converting power considerations 144 assertion_synthesis 190 assign_trace command string 182 B bus bundling 76 buses compressed display 76 enabling bit range display 75 hiding in flattened Technology views 77 C cell interior display, enabling/disabling 76 clock alias 52 commands pseudo 173 report-configuration 173 Compact View 73 compiler compared to unified compiler 142 Configure IICE dialog box 134 connection_model command string 174 connectivity, enabling bit range	creating 27 state manipulation 12 database structure 11 Dataflow View 73 Debug, Verdi 137 design templates 27 dialog boxes Configure IICE 134 disqualified nets report 167 docking windows 26 F filters timing reports 50 Floating License Usage command 84 FPGA Implementation Tools command 83 from points custom timing report 52 object search order (Timing
display 75	Help command 83 Help menu 83 hierarchy browser

enabling/disabling display 76 HMF 194	multi-IICE tabs 134
How to Use Help command 83	N
I	net_connections command string 179
IICE parameters individual 134	0
instances expansion maximum limit 77 expansion maximum limit (per filtered sheet) 80 expansion maximum limit (per unfiltered sheet) 80 name display 75 isolation power strategy 144	object search order (Timing Analyzer) 53 objects displaying compactly 76 Online Documents command 83 P
L	P&R Timing and Correlation 42 partition database logs 163, 165
labels, displaying 75 license floating 84 License Agreement command 84 Limit Number of Paths 52 list of log files 159 list of reports 159 log file list 159 log files 155 logs area estimation 165 map 162 partition 166 partition database 163, 165 partition netlist creation 167, 169 pre-map 162 system route 168 system-route database 168 target system specification 164 viewing 155	partition database reports 163, 165 partition log 166 partition netlist creation log 167, 169 partition report 167 pins displaying names 75 maximum on schematic sheet 80 ports displaying names 75 power domains, UPF 144 prefixes timing analyst 52 pre-map log 162 primitives internal logic, displaying 76 pseudo commands 173 Q qualified nets report 167
map log 162 menus Help 83 modify_net command string 180	R report list 159 Report View 157 report-configuration commands 173 reports

disqualified nets 167 formality 186	T
partition 167 partition database 163, 165 qualified nets 167 system-generate database 169	target system specification log 164 target_system command string 175 TCL Help command 84
system-route database 168 timing path 163 viewing 155	Tcl scripts 27 Technical Resource Center accessing 83
Resource Center See Technical Resource Center retention power strategy 145	templates 27 through points specifying for timing report 51
RTL diagnostics report reports RTL diagnostic 171	timing analyst 51 timing analyst description 48
S	timing analyzer wildcards 55
schematic objects displaying compactly 76	timing path report 163 timing report
schematics displaying labels 75 sheet connectors 76	defining through points 51 using path filtering 52 Timing Report View 40
scripts 27 design flow 17 Setup, Verdi Debug 137 sheet connectors 76	timing reports clock alias in custom report 52 filters for custom reports 52 from/to/through for custom reports 50
slack slack margin 52	to points 53 custom timing report 52
SolvNet Support command 82 svf script 187	U
symbols enabling name display 75	unified compile compared to native compiler 142
Synopsys FPGA implementation tools product information 83 Synopsys FPGA products 83	updates from the Resource Center 83 UPF specifying isolation cells 144
Synopsys Home Page command 83 Synopsys Training Page command 83 Synthesis Timing and Correlation 42 system route log 168	specifying power domains 144 specifying retention registers 145 UTF description 188 example file 189
system-generate database reports 169 system-route database logs 168	V
system-route database reports 168	vcs elaboration command 193 VCS script 191

```
vcs_exec_command 192
Verdi Debug Setup 137
version information 84
vhdlan 192
vlogan 192

W
web updates 83
wildcards
timing analyzer 55
windows
docking 26
wire_resolution, UTF 190

X
XMRs
UTF 190
```