#### **Verification Continuum**<sup>™</sup>

# ZeBu<sup>®</sup> Unified Tcl Format Reference Guide

Version S-2021.09-1, March 2023



#### **Copyright Notice and Proprietary Information**

©2023 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <a href="http://www.synopsys.com/company/legal/trademarks-brands.html">http://www.synopsys.com/company/legal/trademarks-brands.html</a>.

All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

# **Contents**

Preface	9
About This Book	9
Intended Audience	
Contents of This Book	
Typographical Conventions	
Synopsys Statement on Inclusivity and Diversity	/ 13
1. Advanced	15
1.1. ztopbuild	16
2. Clocks	17
2.1. clocks	18
2.2. clock_config	19
2.3. clock_delay	22
3. Clustering	25
3.1. clustering	26
3.2. cluster_constraint	32
3.3. set_zcei_partition	37
3.4. defmapping	38
4. Compile	41
4.1. compile	42
4.2. disk_space_checker	44
4.3. fpga	46
4.4. global_db	49
4.5. post_compile_command	50
4.6. pre_compile_command	51
4.7. profile	52
4.8. set_hwtop	53
4.9. vcs_exec_command	54

5.	. converged_flow	55
6.	. Cosimulation	57
	6.1. environment	58
	6.2. set_dualedge	59
	6.3. simxl	60
	6.4. simxl_allow_concurrent	61
	6.5. simxl_enable_zdpi	62
	6.6. simxl_move_tf_to_tb	63
	6.7. simxl_move_to_tb	64
	6.8. simxl_set_hwtop	65
7.	. Coverage	67
	7.1. code_coverage	68
	7.2. coverage	69
8.	. Debug	71
	8.1. csa	72
	8.2. debug	73
	8.3. probe_config	79
	8.4. probe_signals	81
	8.5. set_sram_trace	83
	8.6. set_trigger	84
9.	. Design	85
	9.1. blackbox	86
	9.2. design	90
	9.3. force	91
	9.4. load_edif	96
	9.5. read_sdc	97
	9.6. reg_init	98
	9.7. set_sw_control_signal	100
	9.8. transparent_latch	101
	9.9. tristate	102

9.10. wire_resolution	104
9.11. zforce	107
9.12. zgate	110
9.13. zinject	113
10. ECO	117
10.1. eco	118
11. Environment	121
11.1. grid_cmd	122
11.2. grid_engine	123
11.3. grid_task_association	125
11.4. nfs_settngs	126
11.5. set_app_var	127
12. Functional Safety	129
12.1. fusa	130
13. Memories	131
13.1. memories	132
13.2. memory_preferences	137
14. Optimization	139
14.1. optimization	140
14.2. performance	145
15. Power	147
15.1. power_profile	148
15.2. set_power_estimation	
16. Routing	151
16.1 znar	

17. Runtime	153
17.1. run_manager	154
18. set_perf_flow	155
19. set_power_profile	157
20. SMART-ZICE	159
20.1. smart_zice_config	160
21. Synthesis	161
21.1. assertion_synthesis	162
21.2. dpi_synthesis	164
21.3. synthesis	166
21.4. synplifypro_synthesis	168
21.5. synthesis_preferences	170
21.6. system_tasks	171
21.7. verilog_force_release	172
22. System	175
22.1. architecture_file	176
22.2. create_new_target	177
22.3. design_size	178
22.4. pbuild	182
23. Timing	183
23.1. timing_analysis	184
23.2. timing_constraint	
23.3. set_false_path_from	187
23.5. set global false path	

24. Transactors	
24.1. scemi	194
24.2. xtors	195
24.3. zcei	196
24.4. zemi3	197
24 5 zemi4	203

#### **About This Book**

The **ZeBu**® **Unified Tcl Format Reference Guide** describes the UTF commands used with ZeBu.

### **Intended Audience**

This guide is written to help engineers in configuring the ZeBu software.

### **Contents of This Book**

The **ZeBu**® **Unified Tcl Format Reference Guide** has the following chapters:

Chapter	Describes
Clocks	Lists the commands used with clocks
Clustering	Lists the commands used for clustering
Cosimulation	Lists the commands used with simulation
Compile	Lists the commands used during compilation
Coverage	Lists the commands used for coverage
Debug	Lists the commands used for debug
Design	Lists the commands used with design
ECO	Lists the commands used for eco
Environment	Lists the commands used with environment
Functional Safety	Lists the commands used for FuSa
Memories	Lists the commands used with memory
Optimization	Lists the commands used for optimization
Power	Lists the commands used for power
Routing	Lists the commands used for routing
Runtime	Lists the commands used during runtime

Chapter	Describes
SMART-ZICE	Lists the commands used with SMART-ZICE
Synthesis	Lists the commands used for synthesis
System	Lists the commands used system
Timing	Lists the commands used for timing
Transactors	Lists the commands used with transactors
Advanced	Lists the commands used for zTopBuild

# **Related Documentation**

Document Name	Description
ZeBu User Guide	Provides detailed information on using ZeBu.
ZeBu Debug Guide	Provides information on tools you can use for debugging.
ZeBu Debug Methodology Guide	Provides debug methodologies that you can use for debugging.
ZeBu Unified Command-Line User Guide	Provides the usage of Unified Command-Line Interface (UCLI) for debugging your design.
ZeBu UTF Reference Guide	Describes Unified Tcl Format (UTF) commands used with ZeBu.
ZeBu Power Aware Verification User Guide	Describes how to use Power Aware verification in ZeBu environment, from the source files to runtime.
ZeBu Functional Coverage User Guide	Describes collecting functional coverage in emulation.
Simulation Acceleration User Guide	Provides information on how to use Simulation Acceleration to enable cosimulating SystemVerilog testbenches with the DUT
ZeBu Verdi Integration Guide	Provides Verdi features that you can use with ZeBu. This document is available in the Verdi documentation set.
ZeBu Runtime Performance Analysis With zTune User Guide	Provides information about runtime emulation performance analysis with zTune.
ZeBu Custom DPI Based Transactors User Guide	Describes ZEMI-3 that enables writing transactors for functional testing of a design.
ZeBu LCA Features Guide	Provides a list of Limited Customer Availability (LCA) features available with ZeBu.
ZeBu Transactors Compilation Application Note	Provides detailed steps to instantiate and compile a ZeBu transactor.
ZeBu zManualPartitioner Application Note	Describes the zManualPartitioner feature for ZeBu. It is a graphical interface to manually partition a design.
ZeBu Hybrid Emulation Application Note	Provides an overview of the hybrid emulation solution and its components.

# **Typographical Conventions**

This document uses the following typographical conventions:

To indicate	Convention Used
Program code	OUT <= IN;
Object names	OUT
Variables representing objects names	<sig-name></sig-name>
Message	Active low signal name ' <sig-name>' must end with _X.</sig-name>
Message location	OUT <= IN;
Reworked example with message removed	OUT_X <= IN;
Important Information	NOTE: This rule

The following table describes the syntax used in this document:

Syntax	Description
[ ] (Square brackets)	An optional entry
{ } (Curly braces)	An entry that can be specified once or multiple times
(Vertical bar)	A list of choices out of which you can choose one
(Horizontal ellipsis)	Other options that you can specify

# Synopsys Statement on Inclusivity and Diversity

Synopsys is committed to creating an inclusive environment where every employee, customer, and partner feels welcomed. We are reviewing and removing exclusionary language from our products and supporting customer-facing collateral. Our effort also includes internal initiatives to remove biased language from our engineering and working environment, including terms that are embedded in our software and IPs. At the same time, we are working to ensure that our web content and software applications are usable to people of varying abilities. You may still find examples of non-inclusive language in our software or documentation as our IPs implement industry-standard specifications that are currently under review to remove exclusionary language.

# 1 Advanced

This section describes the following UTF commands:

ztopbuild

### 1.1 ztopbuild

#### **Detailed Description**

Use this command to specify options for Top-Level build (zTopBuild).

```
ztopbuild [-advanced_command <string>] [-advanced_command_file
<file>] [-advanced_command_netlist <string>] [-edit_netlist_file
<file>]
```

- -edit\_netlist\_file #filename: Specify filename with zTopBuild netlist edition commands
- -advanced\_command\_file #filename: Specify advanced command file for zTopBuild
- -advanced\_command {<string>}: Specify any legacy zTopBuild command. Valid values: legacy zTopBuild command
- -advanced\_command\_netlist
  {<zTopBuild\_netlist\_edition\_command>}: Specify any legacy
  zTopBuild netlist edition command

# 2 Clocks

This section describes the following UTF commands:

- clocks
- clock\_config
- clock\_delay

### 2.1 clocks

#### **Detailed Description**

Clock handling options

- -skew offset NONE | ALL: Enables global skew offset
- -skew\_offset\_synchronous <bool>: sync/async skew offset
- -skew\_offset\_delay\_in\_ns <int>: async skew offset delay, but not currently in ns. zCui uses 24ns steps.
- -localize\_clock\_tree NONE | FPGA | ZCORE: Localizes clock tree
- -glitches NOFILTER | FILTER | DELAY\_ENABLES [-detect clock delay]: Filters glitches

NOTE: -detect\_clock\_delay is only valid with -glitches DELAY\_EN-ABLES.

- -direct\_routing <bool>: Direct routing
- -add\_internal\_clk #clock\_signal: Specifies internal clock path
- -add\_internal\_data #data\_signal: Specifies internal data path
- -clear\_internal\_clk\_data <bool>: Clears all paths previously declared using "-add\_internal\_clk" and "-add\_internal\_data" options
- -advanced\_command\_file #filename: Specifies advanced clock handling commands

## 2.2 clock\_config

#### **Description**

Defines clock related parameters or add new zceiClockPort

#### **Functions**

```
clock_config [-accuracy <16|24|32>] [-add_clock_port <string>] [-
clock_name <string>] [-clock_number <2|4|8|16>] [-fk_synchronizer
<bool>] [-frequency <string>] [-number_of_bufgs <int>] [-parameters
<CLK_PERIOD=string, DEF_RESET=string, DEF_RESETN=string, cclockName=stri
ng, clockNum=string>] [-ports
<cclock=string,creset=string,cresetn=string>] [-share_clock_bus
<bool>] [-synthesis <bool>]
```

#### Option(s)

- CLK\_PERIOD <string>: Specify the value of parameter 'CLK\_PERIOD' of zceiClockPort.
- DEF\_RESET <string>: Specify the value of parameter 'DEF\_RESET' of zceiClockPort.
- DEF\_RESETN <string>: Specify the value of parameter 'DEF\_RESETN' of zceiClockPort.
- cclock <string>: Specify the port connection of port 'cclock' of zceiClockPort. exist when '-add\_clock\_port zceiClockPort' is specified
- cclockName <string>: Specify the value of parameter 'cclockName' of zceiClockPort.
- clockNum <string>: Specify the value of parameter 'clockNum' of zceiClockPort.
- creset <string>: Specify the port connection of port 'creset' of zceiClockPort.
- cresetn <string>: Specify the port connection of port 'cresetn' of zceiClockPort.

- -accuracy <16 | 24 | 32>: Specify the accuracy of clock generation (bits).
- -add\_clock\_port <string>: Specify the type of the clock port to be added.only zceiClockPort is supported
- -clock\_name <string>: Specify the name of the clock port or the XMR to the clock port instance path. |driverfrequency|xclkfrequency|#XMR\_to\_zClockPort\_instance
- -clock\_number <2 | 4 | 8 | 16>: Specify the number of resources allocated for the Clock Generator.
- -fk\_synchronizer <bool>: Force the use of synchronizer on the RTB to force clocks generated from none zceiClockport to be aligned with zceiClockPort one.
- -frequency <string>: Specify clock frequency. be used with 'MHz'/'kHz' units, in format '100 MHz'
- -number\_of\_bufgs <int>: Specify the number of bufgs available for DUT clock routing in the FPGAs. non-negative integer number.
- -parameters
  <CLK\_PERIOD=string, DEF\_RESET=string, DEF\_RESETN=string, ccl
  ockName=string, clockNum=string>: Specify the parameter values of the
  clock port if '-add clock port' exists.
- CLK\_PERIOD <string>: Specify the value of parameter 'CLK\_PERIOD' of zceiClockPort.
- DEF\_RESET <string>: Specify the value of parameter 'DEF\_RESET' of zceiClockPort.
- DEF\_RESETN <string>: Specify the value of parameter 'DEF\_RESETN' of zceiClockPort.
- cclockName <string>: Specify the value of parameter 'cclockName' of zceiClockPort.
- clockNum <string>: Specify the value of parameter 'clockNum' of zceiClockPort.
- -ports <cclock=string,creset=string,cresetn=string>: Specify the port connection of the clock port if '-add clock port' exists.

- cclock <string>: Specify the port connection of port 'cclock' of zceiClockPort. exist when '-add\_clock\_port zceiClockPort' is specified
- creset <string>: Specify the port connection of port 'creset' of zceiClockPort.
- cresetn <string>: Specify the port connection of port 'cresetn' of zceiClockPort.
- -share\_clock\_bus <bool>: Use remaining clock bus bits for trigger routing.
   Only supported for ZeBu Server 4 Ultra; Default: true.
- -synthesis <bool>: Used if -clock\_name is Top-down XMR to zClockPort instance.

#### Constraint(s)

At least one of the options should be used check illegal option combinations the accepted value for -add clock port is only zceiClockPort now

#### Note(s)

- -clock\_name and -frequency are the only options supported with ZeBu Companion
- -accuracy 16 is only supported with ZeBu Server 4 Ultra
- -share clock bus is only supported with ZeBu Server 4 Ultra

#### Example(s)

```
clock_config -clock_number 8
clock_config -clock_name masterfrequency -frequency "160MHz"
clock_config -clock_name top.c2 -synthesis true -frequency "450 Mhz"
clock_config -add_clock_port zceiClockPort -clock_name top.dut.clock
-ports {cclock=clk}
```

## 2.3 clock\_delay

#### **Description**

Enables Verilog clock delays support

```
clock_delay [-auto_tolerance <bool>] [-clock_wire <string>] [-
clockdelayport_timescale <string>] [-debug <bool>] [-duty_high <int>]
[-duty_low <int>] [-gate_delay <bool>] [-ignore_zero_delay <bool>] [-
insert_clock_delay_port_in_module <string>] [-instance_name <string>]
[-module <list>] [-perf_mode <int>] [-phase <int>] [-reset_duration
<int>] [-reset_value <int>] [-reset_wire <string>] [-sdc_mcp_mode
<int>] [-tolerance <int>]
```

#### Option(s)

- -auto\_tolerance <bool>: Computes and sets maximum tolerance for clock delay.
- -clock\_wire <string>: Sets clock path.
- -clockdelayport\_timescale <string>: Specify the time scale of all clock delay ports.

```
[|1|10|100] [s|ms|us|ns|fs|ps]
```

- -debug <bool>: Enables debug mode.
- -duty\_high <int>: Sets dutyHigh for clock delay port defined in UTF command. non-negative integer number.
- -duty\_low <int>: Sets dutyLow for clock delay port defined in UTF command. non-negative integer number.
- -gate\_delay <bool>: Enables clock\_delay mode for gate delays.
- -ignore\_zero\_delay <bool>: Ignores processing of #0 delays.
- -insert\_clock\_delay\_port\_in\_module <string>: Defines clockDelayPort in module name.
- -instance\_name <string>: Specify the instance name of clock delay port. delay port instance name.

- -module <list>: Lists clock delay modules.
- -perf\_mode <int>: clock\_delay performance modes. Only valid for ZS4
  onwards. Default Value is 0.
  - □ 0 No additional performance optimizations
  - 1 Module level clock delay replication
  - □ 2 FPGA level clock delay replication
  - 3 No replication, clock delays and \$time consumers moved to terminal FPGA
  - ☐ 4 No replication, clock delays moved to terminal FPGA. \$time consumers stay on any partitioned FPGA. non-negative integer number.
- -phase <int>: Sets phase for clock delay port defined in UTF command. non-negative integer number.
- -reset\_duration <int>: Sets resetDuration for clock delay port defined in UTF command. non-negative integer number.
- -reset\_value <int>: Sets resetValue for clock delay port defined in UTF command. non-negative integer number.
- -reset wire <string>: Resets path.
- -sdc\_mcp\_mode <int>: clock\_delay based support for SDC MCP computation Only valid for ZS4 onwards.
  - □ 0 Without any tolerance optimization
  - ☐ 1 Default clock delay tolerance optimization
  - 2 Tolerance with edges aligned at LCM periods of the clocks
  - $\ \square$  3 Tolerance with edges aligned with the fastest clock
  - ☐ 4 Tolerance with edges aligned with the posedge of the fastest clock. non-negative integer number.
- -tolerance <int>: Sets tolerance for clock\_delay. non-negative integer number.

#### Constraint(s)

-clockdelayport timescale is to set in a valid format.

clock\_delay

# 3 Clustering

This section describes the following UTF commands:

- **■** clustering
- cluster\_constraint
- set\_zcei\_partition
- defmapping

### 3.1 clustering

#### Description

#### Specify clustering related parameters

```
clustering [-atomic module <list>] [-auto block selection <bool>] [-
core adaptive filling rates <bool>] [-core incremental partitioning
<bool>] [-core partitioning goal <density|performance>] [-
core timing optimization
<none|post_partitioning|partitioning_driven>] [-input mapping file
<file>] [-netlist file mode <gzfile|gzstream|stream>] [-
output mapping file <file>] [-resource usage
<Safe|Medium|Aggressive>] [-resource usage details
<bram=string,dsp=string,fwc bit=string,lut=string,lutram=string,qiwc=</pre>
string, ramlut=string, reg=string, sdt=string, sdt bits=string>] [-
routability aware <bool>] [-routability aware params
<effort level=enum,num threads=string>] [-system auto core generation
<bool>] [-system auto core generation advanced command <string>] [-
system auto core generation advanced file <file>] [-
system core definition file <file>] [-system incremental partitioning
<bool>] [-system timing optimization
<none|post partitioning|partitioning driven>]
```

#### Option(s)

- -atomic module <list>: **zTopBuild** cluster model.
- -auto\_block\_selection <bool>: Enables/disables Automatic Block Selection. This big grain hierarchy based partitioning model block selection improves the partitioner's speed, memory usage and the quality of result for the designs with a well structured hierarchical tree in its upper levels.
- -core adaptive filling rates <bool>: Enables adaptive filling rates.
- -core\_incremental\_partitioning <bool>: Enables incremental partitioning.
- -core\_partitioning\_goal <density|performance>: Specify core partitioning goal.
  - ☐ density: Density oriented **zCore** level partitioner.

clustering

	Valid values: density DENSITY
	performance: Performance oriented <b>zCore</b> level partitioner.
	Valid values: performance PERFORMANCE
<n< th=""><th>ore_timing_optimization one post_partitioning partitioning_driven&gt;: Specify core rtitioning timing optimization mode.</th></n<>	ore_timing_optimization one post_partitioning partitioning_driven>: Specify core rtitioning timing optimization mode.
	none: No timing optimization.
	Valid values: none NONE
	post_partitioning: Post partitioning timing optimization.
	Valid values: post_partitioning POST_PARTITIONING
	partitioning_driven: Partitioning driven timing optimization.
	Valid values: partitioning_driven PARTITIONING_DRIVEN
	<pre>.nput_mapping_file <file>: Specify filename with complete mapping. utually exclusive from all other options.</file></pre>
	netlist_file_mode <gzfile gzstream stream>: Specify modes for iving netlist file from <b>zTopBuild</b> to <b>zTopClustering</b>.</gzfile gzstream stream>
	gzfile: gzipped netlist file (default)
	Valid values: gzfile GZFILE
	gzstream: gzipped netlist file through a pipe
	Valid values: gzstream GZSTREAM
	stream: netlist file through a pipe
	Valid values: stream STREAM
- C	output_mapping_file <file>: Specify output mapping file.</file>
	resource_usage <safe medium aggressive>: Specify resource ilization targets.</safe medium aggressive>
	Safe: Low filling rates.
	Valid values: Safe safe SAFE
	Medium: Standard filing rates.
	Valid values: Medium medium MEDIUM

☐ Aggressive: High filling rates. □ Valid values: Aggressive|aggressive|AGGRESSIVE ■ -resource usage details <bram=string,dsp=string,fwc bit=string,lut=string,lutram=</pre> string, qiwc=string, ramlut=string, reg=string, sdt=string, sd t bits=string>: Specify manual resource utilization targets. Available resources types are: dsp, bram, lut, req, ramlut, sdt, sdt bits and qiwc. ☐ bram <string>: bram fillrate in %. fillrate ☐ dsp <string>: dsp fillrate in %. fillrate fwc bit <string>: fwc bit fillrate in %. Valid values: fwc bit fillrate ☐ lut <string>: lut fillrate in %. fillrate ☐ lutram <string>: ramlut fillrate in %. fillrate ☐ qiwc <string>: qiwc fillrate in %. fillrate ☐ ramlut <string>: ramlut fillrate in %. fillrate ☐ req <string>: reg fillrate in %. fillrate ☐ sdt <string>: sdt fillrate in %. fillrate ☐ sdt bits <string>: sdt bits fillrate in %. bits fillrate ☐ bram <string>: bram fillrate in %. fillrate ☐ dsp <string>: dsp fillrate in %. fillrate ☐ lut <string>: lut fillrate in %. fillrate ☐ lutram <string>: ramlut fillrate in %. fillrate ☐ qiwc <string>: qiwc fillrate in %. fillrate ☐ ramlut <string>: ramlut fillrate in %. fillrate ☐ reg <string>: reg fillrate in %. fillrate ☐ sdt <string>: sdt fillrate in %. fillrate ☐ sdt bits <string>: sdt bits fillrate in %. bits fillrate -routability aware <bool>: Enable/disable routability aware clustering

mode.

	-routability_aware_params
	<pre><effort_level=enum,num_threads=string>: Set advanced routability analysis parameters values. Number of threads can be positive integer value or MAX for maximal available number of threads (default).</effort_level=enum,num_threads=string></pre>
	effort_level <low medium high>: Specify routing effort level.</low medium high>
	☐ LOW: low effort level
	☐ Valid values: LOW Low low
	☐ MEDIUM: medium effort level
	☐ Valid values: MEDIUM Medium medium
	☐ HIGH: high effort level
	□ Valid values: HIGH High high
	<pre>num_threads <string>: It is a positive integer value or MAX for maximal available number of threads (default).</string></pre>
	<pre><int>   MAX</int></pre>
	<pre>-system_auto_core_generation <bool>: Enable automatic zcore generation.</bool></pre>
	<pre>-system_auto_core_generation_advanced_command <string>: Specify advanced command for zTopClustering. command</string></pre>
	<pre>-system_auto_core_generation_advanced_file <file>: Specify advanced command file for automatic zcore generation.</file></pre>
	<pre>-system_core_definition_file <file>: Specify filename with zcore (defcore) definitions.</file></pre>
	<pre>-system_incremental_partitioning <bool>: Enables incremental partitioning.</bool></pre>
•	<pre>-system_timing_optimization <none post_partitioning partitioning_driven>: Specify system partitioning timing optimization mode.</none post_partitioning partitioning_driven></pre>
	none: No timing optimization.
	□ Valid values: none NONE
	nost partitioning Post partitioning timing optimization

☐ Valid values: post\_partitioning|POST\_PARTITIONING

- ☐ partitioning driven: Partitioning driven timing optimization.
- ☐ Valid values: partitioning\_driven|PARTITIONING\_DRIVEN

#### Constraint(s)

At least one of the options should be used

- -input mapping file cannot be used with any of the following options:
  - system auto core generation
  - -system auto core generation advanced file
  - system\_auto\_core\_generation\_advanced\_command
  - ☐ -system timing optimization
  - ☐ -system incremental partitioning
  - ☐ -system core definition file
  - ☐ -resource usage
  - -resource usage details
  - ☐ -core partitioning goal
  - $\Box$  -core adaptive filling rates
  - ☐ -core\_incremental\_partitioning
  - □ -core timing optimization
- -resource usage cannot be used with -resource usage details.

#### Note(s)

- To enable -system\_auto\_core\_generation\_advanced\_file \<file \>, use -system auto core generation.
- -system\_auto\_core\_generation\_advanced\_file \<file\> is valid when -system\_auto\_core\_generation \<bool\> mode is enabled, or when design\_size is greater than one module.

#### Example(s)

```
clustering -resource_usage_details { lut =60, reg= 30, dsp = 50 }
clustering -resource usage details lut=60,dsp=50,fvt=75
```

clustering

### 3.2 cluster\_constraint

#### **Description**

#### Specify clustering constraints

#### Option(s)

-accept\_overflow
<br/>
<br/>
<br/>
<br/>
cbram=int,dsp=int,lut=int,ramlut=int,reg=int>: Allows filling
rates overflow for different types of logic elements according to specified
percentage.

Available logic elements are: reg, lut, ramlut, bram, dsp. Default are respectively 5, 10, 10, 0, 0.

- ☐ bram <int>: bram overflow in %. non-negative integer number.
- ☐ dsp <int>: dsp overflow in %. non-negative integer number.
- ☐ lut <int>: lut overflow in %. non-negative integer number.
- ☐ ramlut <int>: ramlut overflow in %. non-negative integer number.
- ☐ reg <int>: reg overflow in %. non-negative integer number.
- -rtlname: Specifies if the input path is interpreted as RTLNAME. The default is false. The option is used with the ADD\_GROUP command.

- -allow\_ovrd\_user\_max\_fill <bool>: Allows to AC algorithm override user settings on max fill constraints.
- -command <merge\_blocks|add\_group|defcore>: Specifies cluster constraint command.
- merge\_blocks: The auto-clustering retains the specified blocks on the same FPGA. The command can handle multiple statements sharing a common block, in this case all the blocks are merged. This command handle hierarchy overlapping in the following way: if an instance of the hierarchy is touched by several merge\_block commands, the merge\_block command that references the closest of its ancestor is selected.
  - ☐ Usage: cluster\_constraint -command MERGE\_BLOCKS instance | -level CORE | FPGA | BOTH | [-fnmatch <bool>]

Valid values: merge blocks | MERGE BLOCKS

- add\_group: Defines a logic group of instances that might require the resources of more than one FPGA. One can define multiple groups with several commands. Any instance that does not belong to a group is attached to the default group. It is possible to create a real partitioning of the design by means of group definitions if one declares a group at the top of the design. Therefore, there are no mixing of instances attached to groups and instances attached to the default group.

Valid values: add group ADD GROUP

- defcore: Appends a list of instance paths to be handled as a core and processed altogether. Automatic-clustering uses these definitions to find the best partitioning of the design.
  - ☐ **Usage:** cluster\_constraint -command DEFCORE -group\_name <string> -instance <list>

Valid values: defcore|DEFCORE

- -exclusive <bool>: No blocks belonging to the default group can be mapped on this core, core is isolated. Default is false. The option is used with -command ADD GROUP.
- -fnmatch <bool>: Specifies if the other parameters are interpreted as pattern. The default is false. The option is used with -command MERGE\_BLOCKS and -command ADD GROUP.
- -group\_name <string>: Assigns a name to the group of instances.
  Mandatory option used with -command ADD\_GROUP and -command DEFCORE.
- -instance <list>: Specifies a list of instance paths to be grouped together. This group must fit on one FPGA. The option could be used with MERGE\_BLOCKS, ADD GROUP and DEFCORE -command option.
- -level <core | fpga | both>: Specifies which tool processes the command core level partitioner (**zTopBuild**,) FPGA level partitioner (**zCoreBuild**) or both. The default is both. The option could be used with -command MERGE\_BLOCKS and
  - -command ADD GROUP.
  - ☐ core: Core level.

Valid values: core CORE

fpga: FPGA level.

Valid values: fpga|FPGA

□ both: Both core and FPGA level.

**Valid values**: both|BOTH

- -max\_fpga <int>: Constraint that specifies the maximum number of FPGAs allowed for this group. The option used with -command ADD\_GROUP. nonnegative integer number.
- -min\_fpga <int>: Reserves at least this number of FPGA for the group. The option used with -command ADD GROUP. non-negative integer number.
- -overflow <br/>
  Specifies overflow percentage which is allowed for different types of logic elements.

Available logic elements are: reg, lut, ramlut, bram, dsp. Defaults are respectively 5, 10, 10, 0, 0. The option used with -command ADD\_GROUP.

☐ bram <int>: bram overflow in %. non-negative integer number. ☐ dsp <int>: dsp overflow in %. non-negative integer number. ☐ lut <int>: lut overflow in %. non-negative integer number. ramlut <int>: ramlut overflow in %. non-negative integer number. ☐ reg <int>: reg overflow in %. non-negative integer number. -rtlname: Specifies if the input path is interpreted as RTLNAME. The default is false. The option is used with -command ADD GROUP. ■ -set max fill <bram=int,dsp=int,fwc bit=int,fwc ip=int,lut=int,giwc=int</pre> ,ramlut=int,read port bit=int,read port ip=int,reg=int,wr ite port bit=int, write port ip=int, zcei mess in=int, zcei mess out=int>: Specifies maximum FPGA filling rates for different types of logic elements that consume FPGA hardware resources. Available logic elements are: reg, lut, ramlut, bram, dsp, qiwc, fwc bit, fwc ip, read port bit, read port ip, write port bit, write port ip, zcei mess in, zcei mess out. ☐ bram <int>: bram fillrate in %. non-negative integer number. ☐ dsp <int>: dsp fillrate in %. non-negative integer number. fwc bit <int>: fwc bit fillrate in %. non-negative integer number. ☐ fwc ip <int>: fwc ip fillrate in %. non-negative integer number. ☐ lut <int>: lut fillrate in %. non-negative integer number. ☐ giwc <int>: giwc fillrate in %. non-negative integer number. ramlut <int>: ramlut fillrate in %. non-negative integer number. read port bit <int>: read port bit fillrate in %. non-negative integer number. ☐ read port ip <int>: read port ip fillrate in %. non-negative integer

reg <int>: reg fillrate in %. non-negative integer number.

number.

- write\_port\_bit <int>: write port bit fillrate in %. non-negative integer number.write\_port\_ip <int>: write port ip fillrate in %. non-negative integer
- number.
- ☐ zcei\_mess\_in <int>: zcei message in fillrate in %. non-negative integer number.
- ☐ zcei\_mess\_out <int>: zcei message out fillrate in %. non-negative integer number.

#### Constraint(s)

At least one of the options should be used

- -command can only be used with -instance
- -instance can only be used with -command
- -command DEFCORE option without setting -group name option
- -command DEFCORE with at least one on of: -fnmatch, exclusive, -min\_fpga, -max\_fpga and -overflow
- -command MERGE\_BLOCKS with at least one on of: -group\_name, exclusive, -min\_fpga, -max\_fpga and -overflow
- -command ADD\_GROUP option without setting -group\_name option

#### Note(s)

-set\_max\_fill, -allow\_ovrd\_user\_max\_fill, -accept\_overflow options can be specified without -command option.

#### Example(s)

```
cluster_constraint -set_max_fill {reg = 90, lut = 50 }
cluster_constraint -set_max_fill qiwc=90,bram=70
```

# 3.3 set\_zcei\_partition

# **Description**

For **zTopBuild**, specify FPGA for zcei partition

```
set_zcei_partition [-use_fpga <string>]
```

# Option(s)

-use fpga <string>: Specify the target FPGA for zcei partition.

# Constraint(s)

# 3.4 defmapping

#### **Detailed Description**

defmapping [-path <mod\_inst\_name|top\_module\_name>] [-use\_fpga
<fpga\_name>] [-object\_source [rtl|edif]] [-object\_not\_found
[fatal|warning]]

#### **Parameters**

- args
- -path #hierarchy\_name: Specify hierarchical path of a design block, could be an instance or top module.

#### Note

On ZS3 HW configuration, the hierarchical instance cannot be a transactor.

- -use\_fpga #fpga\_name: Specify FPGA used for given path; fpga\_name should be in format: U[0-31].M[0-5].F[0-18]
- -object\_source [edif|rtl]: Specifies the source of objects.

#### Available policies:

- rt1: Default value. The object is from RTL, a fatal error is displayed in VCS if object not found.
- edif: The object is from Edif, path verification would be performed in ZEBU backend instead of VCS.
- □ -object\_not\_found [fatal|warning]: Specifies the mode when invalid path is specified.

## **Available policies:**

- fatal: Default value. A fatal error is displayed in VCS if the value of option path is not found.
- warning: Only a warning message is displayed in VCS if the value of option path is not found.

## **Examples**

defmapping -path Top.inst1 -use\_fpga U0.M0.F0 -object\_source edif

defmapping

defmapping

# 4 Compile

## This section describes the following UTF commands:

- compile
- disk\_space\_checker
- **■** fpga
- global\_db
- post\_compile\_command
- pre\_compile\_command
- profile
- set\_hwtop
- vcs\_exec\_command

# 4.1 compile

#### **Description**

This command specifies compile related options.

compile [-hydra <bool>][-incremental <bool>] [-incremental\_params
<netlist\_edition=bool,partition=bool,pnr=bool,synthesis=bool,system\_r
oute=bool>] [-objective <None|Fast Turn Around|Performance|Capacity>]

#### Option(s)

- -hydra <bool>: Enable/disable the hydra flow. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -incremental <bool>: enable/disable incremental compile.
- -incremental\_params
  <netlist\_edition=bool,partition=bool,pnr=bool,synthesis=b
  ool,system route=bool>: Specify incremental parameters.

Available parameter types are: synthesis, partition, system\_route, pnr, netlist\_edition.

- ☐ netlist\_edition <bool>: enable/disable advanced incremental netlist mode.
- ☐ partition <bool>: enable/disable partition incremental compile.
- ☐ pnr <bool>: enable/disable P&R incremental compile.
- ☐ synthesis <bool>: enable/disable synthesis incremental compile.
- ☐ system\_route <bool>: enable/disable system\_route incremental compile.
- -objective <None | Fast\_Turn\_Around | Performance | Capacity>: define compilation objective

SYNOPSYS CONFIDENTIAL INFORMATION

☐ Valid values: objective type

## Constraint(s)

compile

```
compile -incremental true
compile -incremental true -incremental_params
{synthesis=false,partition=true,system_route=false,pnr=true,netlist_e
dition=true}
```

# 4.2 disk\_space\_checker

#### **Description**

#### Disk space checker options

disk\_space\_checker -enable <bool> [-command <string>] [-constants
<core=float,elab=float,pp\_fpga=float,synth=float,system=float>] [constants\_mode <AUTO|MANUAL>] [-email\_address <string>] [email\_address\_batch <string>] [-email\_notification
<NONE|BATCH|GUI|ALL>] [-log\_notification <NONE|BATCH|GUI|ALL>] [warning\_box\_notification <bool>]

## Option(s)

- -command <string>: Shell command is executed if there is no more disk space. command to be executed
- -constants

<core=float,elab=float,pp\_fpga=float,synth=float,system=f
loat>: Relevant only in MANUAL constants mode. Assign a positive floating point
value to a compilation step constant.

Constant value can be: elab, synth, system, core or pp\_fpga.

- ☐ core <float>: core. non-negative float number.
- $\ \square$  elab <float>: elab. non-negative float number.
- ☐ pp fpga <float>: pp fpga. non-negative float number.
- ☐ synth <float>: synth. non-negative float number.
- ☐ system <float>: system. non-negative float number.
- -constants\_mode <AUTO | MANUAL>: In AUTO mode, -constants options shouldn't be provided. **Default**: AUTO.
- -email\_address <string>: Indicates the email address used to inform the
  user about the missing disk space. Required if email\_notification==BATCH|ALL. address used to inform the user
- -email\_address\_batch <string>: Indicates the email address used to inform the user about the missing disk space. Required if email notification==BATCH|ALL. address used to inform the user about

- -email\_notification <NONE | BATCH | GUI | ALL>: Enables the notification by email about the missing disk space in batch/GUI or both modes, NONE disables it. **Default**: NONE.
- -enable <bool>: Activates or deactivates disk space checker functionality. This option is mandatory.
- -log\_notification <NONE | BATCH | GUI | ALL>: Enables the notification in log file about the missing disk space in batch/GUI or both modes, NONE disables it. **Default**: NONE.
- -warning\_box\_notification <bool>: Activates a warning box to notify the user about the missing disk space. **Default**: false.

#### Constraint(s)

At least one of the options should be used

#### Note(s)

- elab, synth: Common to all backends. Cannot be used inside create new target blocks.
- system, core, pp fpga: backend settings applied on current target context.

# 4.3 fpga

#### **Description**

Specify fpga PAR options

```
fpga [-advanced_command_file <file>] [-complexity_predictor <bool>]
[-complexity_predictor_bundle_size <int>] [-debug_policy
<Disabled|Enabled|Expert>] [-file_policy <Regular|Compress|Suppress>]
[-first_par_policy <Original|Winner|Both|BothAnyway>] [-inter_die_tdm
<bool>] [-inter_die_tdm_params <strategy=enum>] [-local_disk_path
<string>] [-name <list>] [-param <string>] [-parff <t|f|MULTI_STAGE>]
[-parff_multi_stage <bool>] [-parff_winner_strategy
<Early|Regular|BestTiming>] [-use_local_disk <bool>]
```

# Option(s)

- -advanced\_command\_file <file>: Specify advanced command file to specify PARFF settings.
- -complexity\_predictor <bool>: Enables or disables FPGA complexity predictor. Default value: false.
- -complexity\_predictor\_bundle\_size <int>: Number of FPGAs in each complexity predictor bundle. Default value is 8. positive integer number.
- -debug\_policy <Disabled | Enabled | Expert>: Specify debug policy.
  - $\ \square$  Disabled: Improve disk space regarding P&R information

Valid values: Disabled | DISABLED | disabled

☐ Enabled: Enable some Vivado reports

Valid values: Enabled | ENABLED | enabled

☐ Expert: Launch specific PARFF strategies files for design analysis

Valid values: Expert | EXPERT | expert

■ -file\_policy <Regular | Compress | Suppress>: Specify file policy.

- -first\_par\_policy <Original | Winner | Both | BothAnyway>: Specify first FPGA P&R policy. Only valid with incremental **zPar** "zpar -incremental".
- -inter die tdm <bool>: enable PDM.
- -inter\_die\_tdm\_params <strategy=enum>
  {strategy=PDM DIRECT|PDM PARFF}.
  - ☐ strategy <Pdm Direct | Pdm Parff>: Specify PDM strategy.
    - Pdm\_Direct: PDM is enabled even for Original compilation. User defines which PARFF stages that they also like to introduce PDM based on the PARFF file. Valid values:
       Pdm Direct|PDM DIRECT|pdm direct
    - Pdm\_Parff: User defines which PARFF stages that they like to introduce PDM based on the PARFF file. Valid values: Pdm\_Parff|PDM\_PARFF|pdm\_parff
- -local disk path <string>: local disk compilation path
- -name <list>: list of FPGA names.
- -param <string>: fpga params.
- {par\_name1=some\_value1, par\_name2=some\_value2,...}
- -parff <t | f | MULTI\_STAGE>: Enables or disables parallel automatic recompilation of failing FPGAs. Default value is false.
- -parff\_multi\_stage <bool>: Enables or disables parallel automatic recompilation of failing FPGAs - multi stage mode. Default value is false.
- -parff\_winner\_strategy <Early|Regular|BestTiming>: Specify parff winner detection strategy.
- -use\_local\_disk <bool>

#### Constraint(s)

At least one of the options should be used

■ -param can only be used with -name and vice versa.

# Note(s)

- -parff\_multi\_stage t also implicitly enables -parff.-parff f -parff\_multi\_stage t is not a legal combination.
- If -use\_local\_disk is set to true then directory path must be supplied using -local disk path.

# Example(s)

-param par1=val1,par1=val2 or -param {par1=val1, par2=val2}

# 4.4 global\_db

#### **Description**

global\_db [-merge\_start\_fpga\_percent <int>] [-number\_of\_threads
<int>]

### Option(s)

- -merge\_start\_fpga\_percent <int>: In order to shorten compile time (wall clock), this option allows to start the global DB merger already after a set percentage of passing (P&R) FPGAs. non-negative integer number.
- -number\_of\_threads <int>: Specify the number of threads can be used by the DB Global. Valid values: A non-negative integer number.

# Constraint(s)

# 4.5 post\_compile\_command

## **Description**

post compilation command for zCui

```
post compile command [-on error <ignore|exit>] [<script>]
```

# Option(s)

- -on error
  - ☐ ignore: ignore is default.
  - ☐ exit: Exits compilation on post-compilation errors.
- script <string>: Script commands to be executed after compilation.

# Constraint(s)

# 4.6 pre\_compile\_command

## **Description**

pre compilation command for zCui

```
pre compile command [-on error <ignore|exit>] [<script>]
```

# Option(s)

- -on error
  - ☐ ignore: ignore is default.
  - $\square$  exit: Exits compilation on pre-compilation errors.
- script <string>: Script commands to be executed before compilation.

# Constraint(s)

# 4.7 profile

#### **Detailed Description**

At least one of the options:

- -compile <bool>: Enable profiled compile.
- -xtors <bool>: Enable/disable zTune transactional profiler.
- -xtors\_params {param1=val1, param2=val2, ...,
  paramN=valN>}: Configure zTune transactional profiler. Valid parameters are:

```
TYPE=ZEMI_GLOBAL|ZEMI_DPI|ZEMI_GLOBAL_DPI|LEGACY
```

- ZEMI\_GLOBAL: profile global (sampling/internal/dpi/b2b) clock stopping for ZEMI transactors
- ZEMI\_DPI: profile per DPI clock stopping for ZEMI transactors
- ZEMI\_GLOBAL\_DPI: profile both global and per DPI clock stopping for ZEMI transactors
- LEGACY: legacy profiling (per transactor zceiClockControl)
- -dumpvars\_report <bool>: Enable dumping of full \$dumpvars stats in dump\_num\_bits.csv.
- -dumpports\_report <bool>: Enable dumping of full \$dumpports stats in dump\_num\_bits.csv.

# 4.8 set\_hwtop

## **Description**

Specify hardware top module name

```
set_hwtop [-module <string>]
```

# Option(s)

■ -module <string>: Top-level module name

# Constraint(s)

At least one of the options should be used

```
set_hwtop -module top_module_name
```

# 4.9 vcs\_exec\_command

## **Description**

Specify VCS Command line

vcs\_exec\_command <script>

# Option(s)

■ script <list>: vcs\_command\_line\_or\_script VCS command.
Mandatory option

## Constraint(s)

# 5 converged\_flow

#### **Functions**

converged\_flow args

# **Detailed Description**

This command is no longer supported. You need to specify a ZeBu Companion architecture file to enable the flow.

# 6 Cosimulation

# This section describes the following UTF commands:

- environment
- set\_dualedge
- simxl
- simxl\_allow\_concurrent
- simxl\_enable\_zdpi
- simxl\_move\_tf\_to\_tb
- simxl\_move\_to\_tb
- simxl\_set\_hwtop

# 6.1 environment

#### **Description**

Testbench environment options

environment [-generate wrapper <NONE|C|CPP|SYSTEMC|VHDL|VERILOG>]

# Option(s)

-generate\_wrapper <NONE |C|CPP|SYSTEMC|VHDL|VERILOG>: Generate C, C++, SystemC, Verilog, VHDL wrapper or NONE restores to default settings.

# Constraint(s)

# 6.2 set\_dualedge

## **Description**

set dual edge

set\_dualedge [-instance <string>]

# Option(s)

■ -instance <string>: Represents instance path

## Constraint(s)

At least one of the options should be used

# Note(s)

Synopsys, Inc.

Set value "yes" to defparam 'dualedge' of a given C\_COSIM instance.

# 6.3 simxl

#### Description

This command indicates the operation mode in time coupled simulation acceleration with HDL testbench. If it is set to false or if the command is not specified, acceleration behaves as legacy HDL\_COSIM mode (time decoupled). User can also specify the mode of execution either congruent or fast mode. Congruent mode is by default. However, the 'mode' option has no effect if the 'enable' option is set to false.

```
simxl [-enable <bool>] [-mode <congruent|fast>]
```

## Option(s)

- -enable <bool>: Specify whether the simxl flow is enabled or not.
- -mode <congruent | fast>: Specify whether the execution mode is congruent or fast. Default is congruent.

## Constraint(s)

At least one of the following options should be used: -enable

```
simxl -enable TRUE -mode FAST
```

# 6.4 simxl\_allow\_concurrent

#### **Description**

Allow concurrent calls of SW->HW tasks/functions

```
simxl allow concurrent -module <string> -tf <list> [-count <int>]
```

#### Option(s)

- -count <int>: Number of concurrent calls of task/function allowed. positive integer number.
- -module <string>: Specify the name of the target module. the name of the target module. Mandatory option
- -tf <list>: Specify the SW->HW tasks/functions that can be called concurrently. Mandatory option

# Example(s)

simxl\_allow\_concurrent -module subdut -tf {TASK1 FUNC1} -count 3

# 6.5 simxl\_enable\_zdpi

## **Description**

Enable **zDPI** in DUT modules in SimXL flow

```
simxl_enable_zdpi [-all <bool>] [-module <list>]
Option(s)
```

- -all <bool>: Specify if **zDPI** needs to be enabled for all modules.
- -module <list>: Specify modules for which **zDPI** needs to be enabled.

#### Constraint(s)

At least one of the options should be used

```
simxl_enable_zdpi -all
simxl enable zdpi -module {module1 module2}
```

# 6.6 simxl\_move\_tf\_to\_tb

#### **Description**

In SimXL mode, we target to provide the same or similar emulation environment as simulator and we encourage user to use task and function to exchange data between TB and DUV for performance.By moving those tasks and functions to TB, we can resolve performance or HW resource issues or provide solutions for those unsupported cases.

```
simxl move tf to tb [-module <string>] [-target <list>] [-tf <list>]
```

# Option(s)

- -module <string>: Specify the name of the target module. the name of the target module.
- -target <list>: Specify which tasks/functions need be moved from DUT to TB. All the task/function definition in DUT are moved to TB.
- -tf <list>: Specify which tasks/functions need be moved from DUT to TB. All the task/function definition in DUT are moved to TB.

## Constraint(s)

At least one of the options should be used

```
simxl_move_tf_to_tb -module subdut -tf {TASK1 FUNC1}
```

# 6.7 simxl\_move\_to\_tb

#### **Description**

There might be some behavior code in some modules which are instantiated in DUT (HW). This command indicates all such module instantiations in DUT are moved to TB. User can also specify some instances being moved to TB if necessary. At least one option should be specified.

```
simxl move to tb [-instance <list>] [-module <list>]
```

## Option(s)

- -instance <list>: Specify some extra hierarchy instances in DUT need be moved to TB.
- -module <list>: Specify which modules need be moved from DUT to TB. All the module instantiations in DUT are moved to TB.

# Constraint(s)

At least one of the options should be used

```
simxl_move_to_tb -module {TOP1 TOP2} -instance {TOP3.dut.I1
TOP3.dut.I2}
```

# 6.8 simxl\_set\_hwtop

### **Description**

Specify hardware top module or instance names in SimXL flow. Multiple top modules and full hierarchy instances can be set as hardware top.

```
simxl set hwtop [-instance <list>] [-module <list>]
```

# Option(s)

- -instance <list>: Specify full hierarchy instances to be moved to HW.
- -module <list>: Specify top-level modules to be moved to HW.

# Constraint(s)

At least one of the options should be used

```
simxl_set_hwtop -module {TOP1 TOP2} -instance {TOP3.dut.I1
TOP3.dut.I2}
```

simxl\_set\_hwtop

# 7 Coverage

This section describes the following UTF commands:

- code\_coverage
- coverage

# 7.1 code\_coverage

#### **Description**

This command is used to enable code coverage. If enabled, the default state is that force/release statements are honored. If disabled, the default state is that force/release statements are ignored.

```
code_coverage [-line <bool>]
```

## Option(s)

■ -line <bool>: Enable line coverage..

# Constraint(s)

# 7.2 coverage

#### **Description**

This command is used to enable and disable coverage collection feature.

```
coverage [-auto_bin_max <int>] [-enable <bool>]
```

# Option(s)

- -auto\_bin\_max <int>: Set global auto bin max value. non-negative integer number.
- -enable <bool>: Enables or disables the tracking in the compilation.

# Constraint(s)

coverage

# 8 Debug

This section describes the following UTF commands:

- csa
- debug
- probe\_config
- probe\_signals
- set\_sram\_trace
- set\_trigger

# 8.1 csa

#### **Detailed Description**

csa [-disable]

■ -disable: disable csa command

# Note (s)

- csa command forces optimization to be noopt (same as using optimization -no|-noopt|-no opt)
- csa command also implicitly enables debug set dyn probes on dut ios t

### 8.2 debug

#### **Description**

Debug options

```
debug [-add clock counters <bool>] [-advanced command file <file>] [-
always accessible <file>] [-csa <bool>] [-csa header <bool>] [-
dumpports maxbits <int>] [-dumpvars maxbits <int>] [-enable bram rw
<bool>] [-enable hwtop ports access
<none|input|output|inout|all|select>] [-memory backdoor
<all|readmem|none|selected>] [-memory backdoor instances <list>] [-
notifier <asn|uip|false>] [-notifier params
<asn max bits=int,asn max fanins=int,asn mode=enum,asn post compilati</pre>
on cel=file, asn zcore only=bool, uip cel file=file, uip msg cnl=enum, ui
p_opt=enum,uip_preserve_bits=int,uip_signal file=file,uip udp num=int
,uip udp width=enum>] [-offline debug <bool>] [-offline debug params
<incl xtors=bool>] [-rtlname <list>] [-set dyn probes on dut ios
<bool>] [-set dyn probes on memory ios <bool>] [-verdi db
<true|false|old>] [-waveform reconstruction <bool>] [-
waveform reconstruction params
<csa=bool,partitions=int,simzilla=enum,simzilla distributed build=boo</pre>
1, swave=enum>]
```

#### Option(s)

- -add\_clock\_counters <bool>: Add clock counters for debugging glitches.
- -advanced\_command\_file <file>: Command file for zDbPostProc
  (Example: importing memories).
- -always\_accessible <file>: File with dynamic probes that should alway be accessible.
- -csa <bool>: if true enables csa, if false disables csa (disregard all previous commands which enable csa).
- -csa\_header <bool>: if true enables csa with header, if false enables csa without an header.

- -dumpports\_maxbits <int>: Specify max number of bits allowed to be dumped per a single dumpports command. non-negative integer number.
- -dumpvars\_maxbits <int>: Specify max number of bits allowed to be dumped per a single dumpvars command. non-negative integer number.
- -enable\_bram\_rw <bool>: Enable BRAM read/write logging. Only required for offline debugging with RLDRAM instantiations.
- -enable\_hwtop\_ports\_access <none|input|output|inout|all|select>: Enable ports in hw top module and attach debug probes/dve registers. Option select requires -rtlname to be provided.
- -memory\_backdoor <all|readmem|none|selected>: Add backdoor access for memories in ZeBu Companion flow.
  - all: add backdoor access to all memory instances in the netlist.

Valid values: all | ALL

☐ readmem: add backdoor access to memory instances related to \$readmem in design

Valid values: readmem|READMEM

none: add backdoor access to all memory instances in the netlist.

Valid values: none|NONE

☐ selected: add backdoor access to memory instances specified by the '-memory backdoor instances' option.

Valid values: selected | SELECTED

- -memory\_backdoor\_instances <list>: Specify memory instances for backdoor access enabling (when the "-memory\_backdoor selected" option is used). Wild card name is supported.Cannot accept escape name. If you really want to use escape name, use underscore instead of backslash. For example, use '123mem' instead of 'Smem'.
- -notifier <asn|uip|false>: Enable/Disable the notifier and debug dumping.
  - asn: The Notifier engine integrated. The list of signal are applied to the Notifier engine with the ECO flow.

Valid values: asn|ASN

uip: The Notifier engine is integrated with a 1st list of signals. They are provided with a text file or with an FSM described with CEL language. After compilation, the list of signals can be updated thanks to the \$dumpvars task call definitions applied at compile timeBelow UIP parameters are available.
Valid values: uip UIP

- false: resets all previous setting of notifier and its params
- - ☐ ASN\_MAX\_BITS <int>: Sets the bus width to specified size. non-negative integer number.
  - ☐ ASN\_MAX\_FANINS <int>: Enables to set the maximal fanin size Notifier Engines. non-negative integer number.
  - ☐ ASN\_MODE <pipeline | accurate>: Defines the optimization target notifier collector tree.
    - pipeline: Reduce as much as possible frequency penalty. that is, try to avoid congested areas.

#### Valid values: pipeline | PIPELINE

• accurate: Reduce the maximal depth of the tree, that is, optimize the delay of notifier tree.

#### Valid values: accurate | ACCURATE

- ☐ ASN\_POST\_COMPILATION\_CEL <file>: Enables user to set a list of signals he wants to track already when launching ZeBu.
- ☐ UIP\_CEL\_FILE <file>: Specify the CEL file (complex event language) for notifier.
- $\square$  UIP\_MSG\_CNL <1 | 2 | 4>: Specify the message pair number for notifier. Default is 1.

- ☐ UIP\_OPT <capacity|balanced|performance>: Specify the optimization strategy for debug dump.
  - capacity: allocate the largest number of debug resources.

Valid values: capacity | CAPACITY

 balanced: allocate the resource to balanced performance and capacity (default)

Valid values: balanced|BALANCED

• performance: allocate the resource for best performance.

Valid values: performance | PERFORMANCE

- ☐ UIP\_PRESERVE\_BITS <int>: Preserve the debug resources for ECO. positive integer number.
- ☐ UIP SIGNAL FILE <file>: Specify the signals for notifier.
- -offline debug <bool>: Insert sniffer infrastructure for Post-Run Debug.
- -offline\_debug\_params <incl\_xtors=bool>: offline debug params
  (comma separated list of name=value pairs).
  - ☐ INCL\_XTORS <bool>: Enable/disable the new Stimuli Capture and Replay. (when offline debug is enabled).
- -rtlname <list>: Explicitly specify which top ports to provide debug visibility
  for.
- -set\_dyn\_probes\_on\_dut\_ios <bool>: Add dyn probes on DUT IOs. Automatically enabled by csa.
- -set\_dyn\_probes\_on\_memory\_ios <bool>: Add dyn probes on zMem IOs. Overridden by enable\_register\_w on newer versions. Automatically enabled by csa.
- -verdi\_db <true | false | old>: Control VCS/Verdi flow.
  - ☐ true: Enable Post elaboration Verdi flow

Valid values: true|TRUE|1|True|t|T|y|Y|yes|YES

☐ false: Disable Verdi flow

Valid values: false|FALSE|0|False|f|F|n|N|no|NO

□ old: Enable VCS Verdi flow

#### Valid values: old|OLD

- -waveform\_reconstruction <bool>: Enable/disable all waveform reconstruction parameters.
- - ☐ CSA <bool>
  - ☐ PARTITIONS <int>: number of graph partitions. Valid Values: A positive integer.
  - ☐ SIMZILLA <t | f | SEQUENTIAL>
    - ◆ t: Enable SIMZILLA

Valid values: t|enabled|Enabled|ENABLED|true|True|TRUE

• f: Disable SIMZILLA

Valid values: f|disabled|Disabled|DISABLED|false|False|FALSE

◆ SEQUENTIAL: Enable Sequential SIMZILLA

Valid values: SEQUENTIAL|sequential|Sequential

- SIMZILLA\_DISTRIBUTED\_BUILD <bool>
- SWAVE <enabled|disabled|gls|ENABLE\_SEQ>

☐ enabled: Enable SWave

Valid values: enabled|Enabled|ENABLED|true|True|TRUE

☐ disabled: Disable SWave

Valid values: disabled|Disabled|DISABLED|false|False|FALSE

☐ gls: Enable SWave in GLS mode

Valid values: gls|Gls|GLS

☐ ENABLE\_SEQ: Enable Sequential SWave

Valid values: ENABLE\_SEQ|enable\_seq|enable\_sequential

#### Constraint(s)

At least one of the options should be used

- -csa cannot be used with any of the following options: -csa header
- -all cannot be used with any of the following options: -offline\_debug,-verdi\_db
- -rtlname option must be specified with -enable\_hwtop\_ports\_access select
- -memory backdoor instances cannot include escaped names

#### Note(s)

- -offline\_debug also implicitly enables csa and debug -set dyn probes on dut ios t commands.
- -csa\_header and -csa are mutually exclusive.
- -csa tor-csa\_header <bool> options force optimization to be noopt (same as using optimization -no|-noopt|-no\_opt)
- -csa tor-csa\_header <bool> options also implicitly enable debug -set dyn probes on dut ios t
- ASN and UIP are mutual exclusive
- ASN(UIP) parameters can be used only when ASN(UIP) notifier is set.

#### Example(s)

```
debug -notifier UIP -notifier_params {UIP_SIGNAL_FILE=./signal.txt,
    UIP_OPT=CAPACITY, UIP_CEL_FILE=cel.txt, UIP_MSG_CNL=1,
    UIP_PRESERVE_BITS=128}
debug -notifier ASN -notifier_params {ASN_MODE=PIPELINE,
    ASN POST COMPILATION CEL=cel.txt, ASN MAX FANINS=500}
```

## 8.3 probe\_config

#### **Description**

Configure static probes

```
probe_config [-action <create|delete>] [-bank <string>] [-clock <string>] [-clock_path <string>] [-edge <pos|neg|both>] [-type <sram_trace>]
```

#### Option(s)

- -action <create | delete>: Create
- -bank <string>: Specify bank name
- -clock <string>: Specify sampling clock name
- -clock\_path <string>: Specify user defined sampling clock signal path for converged mode only name
- -edge <pos | neg | both>: Specify sampling edge.
- -type <sram\_trace>: Specify probe type.

#### Constraint(s)

At least one of the options should be used

#### Note(s)

- -action, -bank, -edge options are not supported in converged mode. Converged mode specific options: -clock composite\_clk | driver\_clk | user\_defined: Specify clock in converged mode only.
- -clock\_path signal\_name: Specify user defined sampling clock signal path for converged mode only. For user\_defined clock, the -clock\_path option should be specified.

■ Probe configuration is only required for "probe\_signals -type sram\_trace" support.

### 8.4 probe\_signals

#### **Description**

Adds debug visibility to signals

```
probe_signals [-bank <string>] [-clock_name <string>] [-depth <int>]
[-exclude <string>] [-filter_out <string>] [-fnmatch] [-group
<string>] [-hier_sep <string>] [-init_value <string>] [-instance
<string>] [-instance_file <file>] [-label <string>] [-module
<string>] [-module_file <file>] [-object_not_found <string>] [-port
<list>] [-port_file <file>] [-regexp <string>] [-rtlname <list>] [-
rtlname_file <file>] [-select <string>] [-size_gtr_than <int>] [-
size_lwr_than <int>] [-type
<dynamic|static|sram_trace|read_port|write_port>] [-wire <list>] [-
wire_file <file>]
```

#### Option(s)

- -bank <string>: Specify bank number used for static probes with 'sram\_trace' type.. bank number used for static probes with 'sram\_trace' type.
- -clock\_name <string>: Specify sampling clock. sampling clock.
- -depth <int>: Specify depth of search for given context determined by module/instance. integer number.
- -exclude <string>: Specify filter objects to be probed based on some regex/fnmatch criteria. filter objects to be probed based on some regex/ fnmatch criteria.
- -filter\_out <string>: Specify filter criteria for signals to be probed.
  \_input | is\_output | is\_inout | is\_port | is\_instance | is\_sync | is\_
  blackbox
- -fnmatch: Specify that fnmatch pattern is used to match names.
- -group <string>: Specify group for probes. group for probes.
- -hier\_sep <string>: Specify hierarchical separator.

- -init\_value <string>: Specify initial value for write\_port probes. initial value for write port probes.
- -instance <string>: Specify name of instance to be probed. name of instance to be probed
- -instance file <file>: Specify name of file with instance to be probed.
- -label <string>: Specify label for read\_port|write\_port probes. label for read port|write port probes.
- -module <string>: Specify name of module to be probed. name of module to be probed
- -module file <file>: Specify name of file with module to be probed.
- -object\_not\_found <string>: Specify level of severity message in case object is not found. |fatal
- -port <list>: Specify list of ports to be probed.
- -port file <file>: Specify name of file with ports to be probed.
- -regexp <string>: Specify regex pattern used to match names. \_pattern
- -rtlname <list>: Specify list with signals to be probed.
- -rtlname\_file <file>: Specify name of file with signals to be probed.
- -select <string>: Specify filter criteria for signals to be probed.
  \_input|is\_output|is\_inout|is\_port|is\_instance|is\_sync|is\_
  blackbox
- -size\_gtr\_than <int>: Selects modules or instances whose size is greater or equal than number given in argument.. integer number.
- -size\_lwr\_than <int>: Selects modules or instances whose size is less or equal than number given in argument.. integer number.
- -type <dynamic|static|sram\_trace|read\_port|write\_port>:
  Specify probe type.
- -wire <list>: Specify list of wires to be probed.
- -wire\_file <file>: Specify name of file with wires to be probed.

#### Constraint(s)

At least one of the options should be used

## 8.5 set\_sram\_trace

#### **Detailed Description**

set\_sram\_trace options

■ -clock driverClk|compositeClk|<clock rtlname>: Specify the clock type.

#### Note

The command should be used only in ZeBu Companion flow, otherwise ignored.

## 8.6 set\_trigger

#### **Description**

Specify a static trigger based on signal full path string

```
set trigger -hdl path <string> -name <string>
```

#### Option(s)

- -hdl\_path <string>: Specify the hierarchical path for the static trigger signal. path Mandatory option
- -name <string>: Specify the static trigger name. name Mandatory option

#### Example(s)

```
set_trigger -name my_trig -hdl_path {hw_top.trig_sig}
```

# 9 Design

#### This section describes the following UTF commands:

- blackbox
- design
- force
- load\_edif
- read\_sdc
- reg\_init
- set\_sw\_control\_signal
- **■** tristate
- wire\_resolution
- zforce
- zgate
- zinject

### 9.1 blackbox

#### **Detailed Description**

#### **Description**

Specifies the behavior of blackboxes in the design.

#### **Mandatory Arguments**

- <ALGO>: Specifies the processing to apply on a black box module. about allowed values
- define: Specifies a module as a known blackbox.
- disconnect: Disconnects the ports of the blackbox. You might use a per-port command with the '-port' option. In case the '-value' option is specified, outputs or inouts are driven by the given value. Otherwise, the wire is left as dangling.
- drive: Specifies a value that drives the outputs/inouts of the blackbox. You might assign different values to different ports with the '-port' option.
- ignore: Discards a module from future processing specified by the following commands.
- remove: [Will be DEPRECATED] Deletes all instantiations of the blackbox module given in an argument. Please use 'blackbox drive bbox -value none ' instead 'blackbox remove ' command.
- replace: Replaces all instantiations of a blackbox module with those of another module specified with the '-new\_module' option. The original module and its replacement module should have the same interface. On the next release -algo <ALGO> might replace <ALGO>.

<MODULE>: Blackbox module name. To search a blackbox module into a specific EDIF library, use the following syntax:

```
<edif library name>@<blackbox module name>
```

Both edif\_library\_name and blackbox\_module\_name can contain wild cards.

**Type:** <MODULE> is a string.

On the next release -module <MODULE> might replace <MODULE>.

#### **Optional Arguments**

- -fnmatch: Indicates that object pathnames can contains wild cards. This option applies to both module name and port names.
- -new\_module <string>: Specifies one module to replace blackbox. Wild cards are not allowed for this option. The module name can be specified with the following format 'Library'.

**Example:** replace -new module=<name>

- -object\_not\_found [fatal|warning]: Specifies the error policy when objects cannot be found.
  - ☐ fatal: Default value. A fatal error is displayed.
  - ☐ warning: A warning is displayed instead of an error. value: fatal.
- -out [log|report]: Specifies the log output (logfile / file / report).

  Available values are 'log' or 'report'.
- -port <list>: Specifies a list of ports or port vectors upon which to apply the command. If not specified, the command is applied to all output and inouts ports.
   The fnmatch option can be also used to match port names.
- -reg\_init [0|1]: Specifies the register initial value [0|1]. value is O (only needed when -value REG).

**Example:** drive -value REG -reg\_init 1 Values are '0' or '1'.

- -select [is\_terminal]: Selects the objects to be processed according to some criteria (valid value is 'is terminal'). value:
- is\_terminal: Selects the module having all its instantiation ports unconnected.

■ -value <VALUE>: Specifies the driver value [0 | 1 | NONE | REG | Z]. This option is meaningful only for drive, disconnect or remove commands.

**Example**: drive -value 1.

#### Values:

- 0: A constant 0 is inserted as a driver.
- ☐ 1: A constant 1 is inserted as a driver.
- □ NONE: No driver is inserted. This is mostly useful for the 'blackbox drive' command.
- ☐ REG: A register writable at runtime is inserted as a driver.
- ☐ Z: A disabled tristate signal is inserted as a driver. This signal can be controlled at runtime (enable and value are writable).
- -verbose: Verbosity level.

#### **Examples**

#### Example 1:

- blackbox disconnect BB18 -port {PV OUT[0:12]} -value Z

Disconnects a subset of an array of ports in blackbox module BB18 and drives them with a disabled high impedance signal.

#### Example 2:

- blackbox disconnect bbox -port io -value  ${\tt Z}$  -reg\_init 1

Disconnects the 'io' port of all instantiations of the blackbox module and drives the wires with high-impedance signal. This signal can be controlled from zSelectProbes in the blackbox hierarchy.

```
<top>.<pathtobackbox>.io.zBB_enable and
<top>.<pathtobackbox>.io.zBB value
```

#### Example 3:

blackbox drive bbox -value REG -reg\_init 1

Drives all the outputs and inouts of the blackbox module with registers initialized to 1. Their names can be found in the zSelectProbes hierarchy of the blackbox.

#### Example 4:

#### blackbox

```
- blackbox drive work@BB30 -port \{P^*\setminus[1[0-9]\setminus]\} -value REG -reg_init 1 -fnmatch
```

Drives ports matching wild cards in blackbox module BB30 from the EDIF library 'work' with a register value. Register initial value is 1.

### 9.2 design

#### **Description**

Design options

```
design [-convert_strength <bool>] [-convert_strength_only <bool>] [-
convert_switches <bool>] [-drive_strength_support <bool>] [-netlist
<bool>] [-netlist_mapping <FPGA>] [-report <list>]
```

#### Option(s)

- -convert\_strength <bool>: Enable conversion of strength, MOS/RMOS gates and TRANIF gates.
- -convert strength only <bool>: Enable conversion of strength.
- -convert\_switches <bool>: Enable conversion of MOS/RMOS gates and TRANIF gates.
- -drive\_strength\_support <bool>: Resolve undriven/multidriver/tristate signals using drive strength semantics. Default: true.
- -netlist <bool>: Enable netlist specific changes.
- -netlist mapping <FPGA>: Specifies netlist mapping option.
- -report <list>: Generate the requested reports. Supported reports: xmr and force.

#### Constraint(s)

■ -netlist can only be used with -netlist\_mapping and viceversa.

At least one of the options should be used

#### Note(s)

-drive\_strength\_support is deprecated

### 9.3 force

#### **Description**

Force wires and ports

force <mode> [-assign\_as\_edit <bool>] [-disconnect] [-fnmatch] [globalVerbose <bool>] [-hier\_sep <string>] [-local\_driver\_check] [module <string>] [-net <string>] [-no\_power] [-object\_not\_found
<fatal|warning>] [-only\_if <list>] [-out <string>] [-pin <string>] [pin\_input <string>] [-pin\_output <string>] [-reg\_init <string>] [rtlname <string>] [-rtlname\_input <string>] [-rtlname\_output
<string>] [-source\_dve <string>] [-source\_net <string>] [-source\_pin
<string>] [-source\_rtlname <string>] [-value <string>] [-verbose]

#### Option(s)

- mode <assign|config|default|undriven>: Force command modes. value Mandatory option
- assign: 'assign' mode forces the value of a pin or a net to be equal to some other pin, net or constant. In this mode the older driver(s) of the net get disconnected but for tristate buses

Valid values: assign|Assign|ASSIGN

- config: 'config' mode is used to process all commands together or one by one Valid values: config|Config|CONFIG
- default: 'default' mode is used to allow change of the global verbosity level

  Valid values: default|Default|DEFAULT
- undriven: 'undriven' mode is used to set the value of undriven nets

  Valid values: undriven|Undriven|UNDRIVEN
- -assign\_as\_edit <bool>: If value is 'yes', process commands one by one. if the value is 'no', process all commands together.
- -disconnect: Disconnect ALL drivers of the source (net or pin) before force processing. This option is not activated by default. By default, automatic

disconnection is performed except when both source and target objects are tristate or when source object is not driven.

- -fnmatch: Matches hierarchical names using fnmatch patterns.
- -globalVerbose <bool>: Report disconnected/connected DRIVERS for ALL 'force commands'.
- -hier\_sep <string>: Specifies hierarchy separator used in hierarchical names.
- -local\_driver\_check: Only local connection of target wires are explored to perform necessary disconnection.
- -module <string>: Module name for module relative force assign. Supported switches for this mode are:
  - -rtlname/-rtlname\_input/rtlname\_output/-pin/-pin\_input/
    -pin output/-net for target signals,
  - ☐ -source\_rtlname/-source\_pin/-source\_net for source signals,
  - □ -value [0/1/REG], -reg init and -disconnect.

No hierarchical names are allowed for target/source signals, and -fnmatch is only allowed in -value. -fnmatch would result in a fatal error if used with target/source signals. In case of module name conflict between several libraries, the library name can be pre-pended (library name name).

- -net <string>: Path of net to force.
- -no\_power: Propagate constant throughout power domains.
- -object\_not\_found <fatal|warning>: Specify error policy in case of objects cannot be forced. value
  - fatal: In case object cannot be found, a fatal error is emitted. This is the default

Valid values: fatal|Fatal|FATAL

warning: In case object cannot be found, a warning is emitted instead of an error

Valid values: warning|Warning|WARNING

■ -only\_if <list>: Specifies driver types to remove when the 'value' option is set to REG.

- -out <string>: Choose log output {logfile / file / report}.
- -pin <string>: Specifies a path of instance port. The hierarchical net connected to the port is forced.
- -pin\_input <string>: Specifies a path of instance port. The signal previously connected to the pin is disconnected, then the pin is forced. The signal down the hierarchy of pin is forced.
- -pin\_output <string>: Specifies a path of instance port. The signal up the hierarchy of the pin is forced.
- -reg\_init <string>: Initialization of REG [0|1]. This option is used only when option value equals REG.
- -rtlname <string>: Specifies a RTL path of instance port. The hierarchical net connected to the port is forced.
- -rtlname\_input <string>: Specifies a RTL path of instance port. The signal previously connected to the pin is disconnected, then the pin is forced. The signal down the hierarchy of pin is forced.
- -rtlname\_output <string>: Specifies a RTL path of instance port. The signal up the hierarchy of the pin is forced.
- -source\_dve <string>: DVE signal name used as source in force assign.
- -source\_net <string>: Path of net used as source in force assign.
- -source\_pin <string>: Path of instance port used as source in force assign.
- -source\_rtlname <string>: RTL Path of instance port or net used as source in force assign.
- -value <string>: Value of force nets/pins[0|1|REG].
- -verbose: Report disconnected/connected DRIVERS for ONLY THIS 'force command'.

#### Constraint(s)

At least one of the options should be used

#### Example(s)

- Assigning the value of dut.a.b.wirename to dut.c.d.wirename (original drivers of dut.c.d.wirename are always disconnected) force assign -source\_net dut.a.b -net dut.c.d -disconnect
- Assigning binary value 1 to all 16 bits (equivalent to {16'b111111111111111}) of dut.instance.in port vector force assign -pin {dut.instance.in[15:0]} -value 1
- Assigning decimal value 8 (equivalent to {16'b00000000000001000}) to dut.instance.in port vector force assign -pin {dut.instance.in[15:0]} -value 8
- Assigning 16 bits binary value FACE, to dut.instance.in port vector, with runtime programmable registers, initialized with corresponding bitfield force assign -pin {dut.instance.in[15:0]} -value REG -reg\_init {16'b111101011001110}
- Assigning 32 bits hexadecimal value BABEFACE, to dut.instance.in port vector force assign -pin {dut.instance.in[31:0]} -value {32'hBABEFACE}
- Assigning binary value 1 to the least significant bit of dut.instance.in port vector and all other bits are forced to 0 force assign -pin {dut.instance.in[31:16]} -value 'b1 force default force default -globalVerbose yes
- Find undriven nets and ports in the design and force them with a runtime programmable register. The number of forced objects (result returned by the command) is written on standard output puts "undriven count : [force undriven -value REG -reg init 1]"
- Module relative force assign:
  - $\square$  Multidimenional indexing: force assign -module mod -rtlname y -source rtlname x[0][0] -disconnect
  - ☐ Wild card matching: force assign -module mod\* -rtlname sig\* -value 1'b1 -fnmatch
  - ☐ **Vector assignment**: force assign -module mod -rtlname sig vec -value REG -reg init 8'b1110 0001

force

- ☐ Inside generate block: force assign -module mod -net genblk[0].sig -source pin in
- ☐ List of target signals with -net/-pin: force assign module mod -net {x y z} -source net w
  - **NOTE:** -rtlname and the source side cannot accept a list of signals. Both trigger an error.
- $\square$  Part selection: force assign -module mod -rtlname x[1:0] source\_net y[1:0]
  - **NOTE:** There should be only one part select per signal (example, x[1:0] [1:0] is not allowed), and the part select should be at the end of the signal name (example, x[1:0] . y is not allowed).

## 9.4 load\_edif

#### **Description**

Relates an EDIF file to a module or VHDL unit

```
load_edif [-filename <file>] [-module <string>]
```

#### Option(s)

- -filename <file>: Specify EDIF file.
- -module <string>: Specify module or entity name. or entity name

#### Constraint(s)

At least one of the options should be used

#### Example(s)

load\_edif -module my\_entity -filename my\_mod.edf

### 9.5 read\_sdc

#### **Description**

SDC reader

read\_sdc <fileWithoutArgument> [-designFeatures <file>] [-file
<file>] [-instance <string>] [-resilient <bool>]

#### Option(s)

- fileWithoutArgument <file>: Specify name of the SDC file.
- -designFeatures <file>: -designFeatures <file>.
- -file <file>: Specify name of the SDC file.
- -instance <string>: Specify instance name for which the SDC file is provided. Valid values: Specify instance name for which the SDC file is provided.
- -resilient <bool>: Enable SDC handling with resilient flow. Valid values: 0|1|f|false|n|no|t|true|y|yes (case insensitive)

#### Constraint(s)

- At least one of the options should be used
- fileWithoutArgument cannot be used with any of the following options: file
- -designFeatures cannot be used with any of the following options:
  - ☐ fileWithoutArgument
  - □ -file
- At least one of the following options should be used:
  - ☐ fileWithoutArgument
  - ☐ -file
  - ☐ -designFeatures

### 9.6 reg\_init

#### **Description**

Initializes registers and latches. This command overrides pre-existing initialization values.

```
reg_init [-default_value <0|1>] [-enable_wls <bool>] [-
exclude_modules <list>] [-filter_context <ALL|DUT>] [-fnmatch] [-
inst path <string>] [-value <0|1>]
```

#### Option(s)

- -default\_value <0 | 1>: Specifies the initialization value of uninitialized registers and latches. Available values are '0' or '1'. **Default value:** 0.
- -enable\_wls <bool>: When true, enables synthesis support for 'reg\_init
  -default\_value'. Default is false. Valid values:
  0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -exclude\_modules <list>: Specifies modules to be excluded from consideration. Currently, only for '-default\_value <0 | 1> -enable\_wls true'.
- -filter\_context <ALL|DUT>: Specifies whether to consider just the DUT, or ALL. Currently, only for '-default\_value <0|1> -enable\_wls true'. Default is DUT.
- -fnmatch: Indicates that -inst\_path and -exclude\_modules can contain wildcards.Type: switch.
- -inst\_path <string>: Specifies the path of the register or latch you would like to initialize. Will override previous initialization values. Valid values: string
- -value <0|1> Specifies the initialization value of the register or latch given by -inst\_path. Available values are '0' or '1'. Default value: 0.

#### Constraint(s)

- -inst\_path can only be used with -value
- At least one of the options should be used
- -enable wls true cannot be used with -inst path or -value.
- -exclude\_modules and -filter\_context can only be used when enable\_wls true is used.

#### Example(s)

reg\_init -inst\_path top.ins1.ins2.reg\* -value 1 -fnmatch All registers and latches named reg1\* of 'ins2' will be initialized at 1. reg\_init -inst\_path top.ins1.ins2.reg1 -value 0 The register or latch named 'reg1' of 'ins2' will be initialized at 0.

## 9.7 set\_sw\_control\_signal

#### **Description**

Specify a signal as software-accessible. Equivalent to creating a DVE register.

```
set_sw_control_signal -hdl_path <string> [-name <string>] [-sync <bool>]
```

#### Option(s)

- -hdl\_path <string>: Specify the hierarchical path for the software control signal. path Mandatory option
- -name <string>: Specify the name of software control signal name. name
- -sync <bool>: Specify whether the software control signal is synchronized with system clock.

#### Constraint(s)

At least one of the options should be used

### Note(s)

The -sync option is supported only in nodve mode.

#### Example(s)

```
set_sw_control_signal -name my_reg -hdl_path hw_top.ctrl_reg -sync
true
```

Synopsys, Inc.

### 9.8 transparent\_latch

#### **Description**

Specify transparent latches

```
transparent_latch [-fnmatch] [-module <string>] [-object_not_found
<fatal|warning>] [-rtlname <string>] [-signal <string>]
Option(s)
```

- -fnmatch: Matches hierarchical names using fnmatch patterns.
- -module <string>: Module name for transparent latch.
- -object\_not\_found <fatal|warning>: Specify error policy in case of objects cannot be forced. value
  - ☐ fatal: In case object cannot be found, a fatal error is emitted. This is the default

Valid values: fatal|Fatal|FATAL

warning: In case object cannot be found, a warning is emitted instead of an error

Valid values: warning|Warning|WARNING

- -rtlname <string>: Specifies a the hierarchical signal name of transparent latch.
- -signal <string>: Path of module port used.

#### Constraint(s)

At least one of the options should be used

### 9.9 tristate

#### **Description**

Specifies the processing on tristate buses.

```
tristate <buses> [-conflict <wand|wor>] [-dynamic] [-exclude
<string>] [-fnmatch] [-keeper] [-pulldown] [-pullup] [-rtlname]
```

#### Option(s)

- buses <list>: List of hierarchical paths to tristate buses. These paths might contain '\*' to match several buses if you use the -fnmatch option. Mandatory option
- -conflict <wand|wor>: Specifies the behavior of the bus if several tristate drivers are simultaneously enabled. If this option is not specified, the most appropriate conflict resolution for each bus is used.

Details about allowed values:

- wand: In case of multiple drivers, the option specifies that the resolution function is AND.
- wor: In case of multiple drivers, the option specifies that the resolution function is OR.
- -dynamic
- -exclude <string>: Excludes buses whose names match the string defined in argument. This string can contain wild cards when the fnmatch option is used value.
- fnmatch: Indicates that bus names can contain wild cards.
- -keeper: Specifies if the bus must be implemented as a keeper.
- warning: A warning is displayed instead of an error

Valid values: warning|WARNING|Warning

■ fatal: A fatal error is displayed

Valid values: fatal|FATAL|Fatal

tristate

- -pulldown: Specifies if the bus must be implemented as a pulldown.
- -pullup: Specifies if the bus must be implemented as a pullup.
- -rtlname: Specifies whether the given list of hierarchical paths to tristate buses must be considered as signal paths.

#### Constraint(s)

At least one of the options should be used

#### Example(s)

#### Example 1

tristate -pulldown {top.ins0.busz top.ins\*.busz\*} -exclude busz1 -fnmatch: Specifies tristate bus resolution as pulldown for buses whose hierarchical names are matching 'top.ins0.busz top.ins\*.busz\*' wild card but whose names are not 'busz1'.

#### Example 2

tristate -pullup {top.ins0.busz top.ins1.busz} -conflict wor: Specifies tristate bus resolution as pullup for buses top.ins0.busz andtop.ins1.busz. If several drivers of this bus are enabled altogether, the resolution function is OR for these signals.

### 9.10 wire\_resolution

#### **Description**

- Specifies multidriver resolution (WAND/WOR) for list of signals.
- Defines default multidriver resolution for nets on which no specific resolution has been defined, default tristate bus resolution, default undriven nets behavior.

wire\_resolution [-conflict <wand|wor>] [-default\_conflict <wand|wor>]
[-default\_tristate <pullup|pulldown|keeper>] [-default\_undriven
<0|1>] [-default\_xmr\_conflict <wand|wor|xmr>] [-exclude <string>] [fnmatch <bool>] [-tristate <pullup|pulldown|keeper>] [-wires <list>]

#### Option(s)

- -conflict <wand | wor>: Specifies the default behavior of the bus in case several drivers are simultaneously enabled.
- -default\_conflict <wand|wor>: It is applied on all wires which do not have specific -conflict configuration.
- -default\_tristate <pullup|pulldown|keeper>: Defines default resolution function when no tristate driver is active on the bus.
- -default undriven <0 | 1>: Sets the default value for undriven nets.
- -default\_xmr\_conflict <wand|wor|xmr>: Only supported by the UCPC product. It is applied on all XMRs. The XMR value means that the XMR wins.
- -exclude <string>: Exclude wires whose names are matching pattern string given in argument value.
- -fnmatch <bool>: Indicates that bus names can contain wild cards.
- -tristate <pullup|pulldown|keeper>: Specifies the default tristate behavior of the bus in case no drivers are enabled.
- -wires <list>: Specifies the wires to be resolved.

### Constraint(s)

At least one of the options should be used

<pre>-default_conflict cannot be used with any of the following options:</pre>
□ -conflict
□ -wires
□ -fnmatch
□ -exclude
-default_xmr_conflict cannot be used with any of the following options:
□ -conflict
□ -wires
□ -fnmatch
□ -exclude
-default_undriven cannot be used with any of the following options:
□ -conflict
□ -wires
□ -fnmatch
□ -exclude
-default_tristate cannot be used with any of the following options:
□ -conflict
□ -wires
-fnmatch
-exclude
-conflict cannot be used with any of the following options:
-default_conflict
☐ -default_undriven
<pre>-default_tristate</pre>

- -wires cannot be used with any of the following options:
  - -default\_conflict
  - □ -default\_undriven
  - ☐ -default tristate
- -fnmatch cannot be used with any of the following options:
  - □ -default conflict
  - □ -default undriven
  - ☐ -default tristate
- -exclude cannot be used with any of the following options:
  - ☐ -default conflict
  - ☐ -default undriven
  - ☐ -default tristate
- -conflict can only be used with -wires
- -fnmatch can only be used with -wires
- -exclude can only be used with -wires

#### **Usage**

- wire\_resolution -conflict <WAND|WOR> -wires <list> [fnmatch <bool>] [-exclude <pattern>]
- wire\_resolution [-default\_conflict WOR|WAND] [default\_undriven 0|1] [-default\_tristate
  PULLUP|PULLDOWN|KEEPER]

#### Note (s)

Mix of two usages are not allowed.

### 9.11 zforce

#### **Description**

Forces and maintains a signal to a given value at runtime until its release. After its release, the original design value is passed.

```
zforce [-detect_val_change] [-enable_wls <bool>] [-fnmatch] [-mode
<dynamic|static>] [-module <string>] [-object_not_found
<warning|fatal>] [-pin <list>] [-pin_file <file>] [-pin_only] [-
rtlname <list>] [-rtlname_file <file>] [-signal <list>] [-sync
<bool>] [-sync_enable] [-type <global|downstream>] [-uniquify] [-wire
<list>] [-wire file <file>]
```

#### Option(s)

- -detect val change: Detects any value change on the forced net.
- -enable wls <bool>: Enable synthesis support for zforce.
- -fnmatch: Indicates that object pathnames can contain wild cards.
- -mode <dynamic|static>: zforce command modes.
  - dynamic: 'DYNAMIC' mode is recommended for system resource preservation over performance. Default mode for force.

Valid values: dynamic|DYNAMIC|Dynamic

☐ static: 'STATIC' mode is recommended for signals that are forced hundreds of times or more during an emulation via dedicated top ports.

Valid values: static|STATIC|Static

- -module <string>: Specifies the name of the module under which the signals specified by the -signal option are forced.
- -object\_not\_found <warning|fatal>: Specifies the error policy when objects cannot be found.
  - ☐ warning: A warning is displayed instead of an error.

Valid values: warning|WARNING|Warning

☐ fatal: A fatal error is displayed.

Valid values: fatal|FATAL|Fatal

- -pin <list>: Specifies a list of instance ports. The hierarchical net connected to the port is forced.
- -pin\_file <file>: Specifies whether the command is applied on pin objects found in a file defined in argument. File path is relative to the zCui execution directory..
- -pin\_only: Forces the net connected to the specified instance port only. Don't force any equivalent nets.
- -rtlname <list>: Applies the command to a list instance port paths. The hierarchical net connected to the port is forced..
- -rtlname\_file <file>: Applies the command to RTL objects found in a file defined in argument. File path is relative to zCui execution directory.
- -signal <list>: Applies the command to a list signals. Signals are relative to module specified with the -module option.
- -sync <bool>: Prevents force from potential glitches at the cost of a register. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -sync\_enable: Prevents force from potential glitches at the cost of a register.
- -type <global | downstream>: Indicates the way the dynamic force need to be inserted.
  - global: 'GLOBAL' Default value. Indicates that the dynamic force applies to all the readers of the hierarchical wire.

Valid values: global|GLOBAL|Global

downstream: 'DOWNSTREAM' Indicates that the dynamic force is applied to the readers downstream. The wire is implicitly oriented and the net might not be multi driven or tristate.

Valid values: downstream | DOWNSTREAM | Downstream

- -wire <list>: Applies the command to wire objects.
- -wire\_file <file>: Applies the command to wire objects found in a file defined in argument. File path is relative to zCui execution directory.

zforce

### Constraint(s)

At least one of the options should be used

### 9.12 zgate

#### **Detailed Description**

#### **Description**

Adds a gate in the design. The module interface must be as follows: input port or port-vector named 'D' or 'I' input port named 'C' for sequential module output port named 'Q' or 'O'. With port-vectors: Input and output must be of equal size Have to match the number of instrumented elements Must be within the same context input ports as well as inout ports cannot be instrumented. command does not interrupt a Tcl script in case of an error; the number of error(s) is returned instead.

- Mandatory Arguments
  - <MODULE>: Specifies the name of the module to be added. In case of conflict between several libraries, the library name can be prepended (library).
- 4\*Option Arguments
  - □ -clock\_freq [25Mhz|50Mhz|100Mhz]: In case of a macro with a 'C' input port, this option defines the clock frequency of the system clock that is connected to this port.
  - -clock\_name <string>: In case of a macro with a 'C' input port, this option defines the wire hierarchical name that is connected to this port. If rtlname/rtlname\_file option is specified, the hierarchical primary clock path must be an RTL path name too. Following special clocks might be specified as well: driverClk, zFilterClk, zDelayClk, compositeClk.

- -fnmatch: This options applies only to names specified in 'wire/rtlname' and 'wire\_file/rtlname\_file' options. Only wire or signal names are matched as fnmatch expressions. This cannot be used when the input and output ports of the zgate module are vectors. Type: switch.
- -hier\_sep <string>: Specifies the hierarchical separator used to parse wire names if specified. value:
- -insertion\_mode [downstream|global|parallel|serial]:
  Specifies the way the module is instantiated.

#### Details about allowed values:

- downstream: All downstream readers are driven by the zgate instance. zgate instantiation context depends on port direction when using the rtlname option.
- global: The zgate output affects the whole hierarchical net on which it is inserted.
- parallel: Connects the wires to the inputs of the zgate instance.
- serial: Direction of the wire is computed and the zgate inserted accordingly. In case of multidriver or tristate buses or equipotential loop, insertion might be impossible.
- -instance\_name <string>: Specifies the instance name to be given to the zgate. In case of conflict it is used as a prefix of the zgate instance name.
- -object\_not\_found [fatal|warning]: Specifies the error policy when objects cannot be found.

#### Available policies:

- ☐ fatal: Default value. A fatal error is displayed.
- ☐ warning: A warning is displayed instead of an error.
- -reg\_init <string>: Specifies the initial value of the inserted gate. Value for vectors might be expressed using Verilog number syntax (example: {32'hBABEFACE}).
- -rtlname <list>: Applies the command to a list of hierarchical paths.
- -rtlname\_file <filename>: Applies the command to hierarchical paths listed in a file defined in argument. File path is relative to **zCui** execution directory.

- -module <modulename>: Specifies the name of the module under which the command is applied to signals specified by -signal option.
- -signal <list>: Applies the command to a list signals. Signals are relative to module specified with the -module option.
- verbose: Verbosity level.
- -wire <list>: Applies the command to a list of hierarchical wire patterns.
- -wire\_file <filename>: Applies the command to hierarchical wire patterns listed in a file defined in argument. File path is relative to zCui execution directory.

#### **Usage Examples**

#### **■** Example 1:

```
- zgate buf -wire "top.CK_2_CK
top.OUT_ins_3mult_gnd_bb_in_io_mod_2_OUT"
-insertion mode parallel
```

Adds buffer on several wires in parallel mode.

#### ■ Example 2:

```
- zgate fd -clock_name compositeClk -verbose -rtlname
{top.instance.in[15:0]} -insertion_mode downstream -reg_init
{16'b1111101011001110} -object_not_found warning
```

Adds runtime programmable registers synchronized on composite clock, and initialized with corresponding 16-bit bitfield, to top.instance.in 16-bit width port vector.

#### **■** Example 3:

```
- zgate fd -wire "top.CK_2_CK
top.OUT_ins_3mult_gnd_bb_in_io_mod_2_OUT"
-insertion_mode serial -instance_name zgate_
```

Adds register on several wires in serial mode.

## 9.13 zinject

#### **Detailed Description**

#### Description

Assigns signal to a given value at runtime. Automatically released with an event on its driver. Sequential signals are injectable by default.

- Optional Arguments
  - fnmatch: Indicates that object pathnames can contain wild cards.
  - -init\_value [0|1]: Specifies initialization value [0|1] of registers that are used to inject undriven wire or injections performed with driver disconnection. Register's initialization value is set to 0 by default.

#### Value: 0.

☐ -mode [dynamic|static]: zinject command modes.

Details about allowed values:

- dynamic: 'dynamic' mode is recommended for system resource preservation over performance. Default mode for injection.
- □ static: 'static' mode is recommended for signals that are forced hundreds of times or more during an emulation via dedicated top ports.

Value: dynamic.

-object\_not\_found [fatal|warning]: Specifies the error policy when objects cannot be found.

Available policies:

☐ fatal: Default value. A fatal error is displayed.

- warning: A warning is displayed instead of an error.
- -pin <list>: Specifies a list of instance ports. The hierarchical net connected to the port is injected.
- -pin\_file <filename>: Specifies whether the command is applied on pin objects found in a file defined in argument. File path is relative to the zCui execution directory.
- -rtlname <list>: Applies the command to a list instance port paths. The hierarchical net connected to the port is injected.
- -rtlname\_file <filename>: Applies the command to RTL objects found in a file defined in argument. File path is relative to zCui execution directory.
- -module <modulename>: Specifies the name of the module under which the signals specified by the -signal option are injected.
- -signal <list>: Applies the command to a list signals. Signals are relative to module specified with the -module option.
- -type [comb|disconnect\_driver]: Specifies the injection behavior.

#### Details about allowed values:

- comb: case of injection into a wire with a pre-existing combinational driver, logic is added to the netlist and holds the injected value until the next event on the injected wire. Otherwise, injection is ignored with a warning.
- disconnect\_driver: case of injection into a wire driven by flop or latch, wire might be disconnected and driven by a new register, initialized to 0 (except when init\_value option is specified). This option allows you to stick a signal with a runtime-programmable value, and guarantees that the injected signal is no longer be influenced by its original driver.
- -wire <list>: Applies the command to a list of wires.
- -wire\_file <filename>: Applies the command to wire objects found in a file defined in argument. File path is relative to zCui execution directory.

#### **Usage Example**

- Example 1:
  - zinject -mode dynamic -rtlname dut.instance.wirename

zinject

Injects corresponding wire with a runtime programmable register.

#### ■ Example 2:

- zinject -mode static -rtlname dut.instance.wirename

Injects corresponding wire with a created top port (value), which is used as driver of the injection register.

zinject

## **10 ECO**

This section describes the following UTF commands:

■ eco

#### 10.1 eco

#### **Description**

Specify eco options

```
eco [-advanced_command <string>] [-advanced_command_file <file>][-
change_not_feasible <DEFAULT|FATAL|WARNING>] [-
force_add_equiv_signals <bool>] [-recompile_on_error
<NEVER|ON_OVERWRITE_ONLY>] [-reserve_force <int>] [-
reserve_force_assign <int>] [-reserve_fwc <int>] [-reserve_monitor
<int>] [-reserve_ports] [-reserve_qiwc <int>] [-reserve_scope <list>]
[-reserve_xtor <int>] [-skip_checking <bool>] [-valueset_fwc
<string>] [-valueset_qiwc <string>]
```

#### Option(s)

- -advanced\_command <string>: Specify any zECO command. Valid values: zECO command.
- -advanced\_command\_file <file>: Specify advanced command file for zECO.
- -change\_not\_feasible <DEFAULT | FATAL | WARNING>: Set the behavior when signal change cannot be handled in ECO compilation.
- -force\_add\_equiv\_signals <bool>: Enable/disable force adding equivalent signals..
- -recompile\_on\_error <NEVER ON\_OVERWRITE\_ONLY>: Set the recompile on error mode.
- -reserve\_force <int>: Reserve force bit number in each chip. non-negative integer number.
- -reserve\_force\_assign <int>: Reserve force assign number for ECO.
  non-negative integer number.
- -reserve\_fwc <int>: Reserve fwc IP bit number in each chip. non-negative integer number.
- -reserve\_monitor <int>: Reserve monitors in each chip. non-negative integer number.

- -reserve ports: Reserve all ports for the design.
- -reserve\_qiwc <int>: Reserve qiwc bit number in each chip. non-negative integer number.
- -reserve\_scope <list>: Specify the list of modules that reserves resources for ECO compilations.
- -reserve\_xtor <int>: Reserve transactor size for transactor based force assign. non-negative integer number.
- -skip checking <bool>: Enable/disable skip checking.
- -valueset\_fwc <string>: Specify the fwc valueset name for ECO. is ZECO\_PRESERVE\_FWC.
- -valueset\_qiwc <string>: Specify the qiwc valueset name for ECO. is ZECO PRESERVE QIWC.

eco

## 11 Environment

This section describes the following UTF commands:

- grid\_cmd
- **■** grid\_engine
- grid\_task\_association
- nfs\_settngs
- set\_app\_var

### 11.1 grid\_cmd

#### **Description**

Specify GRID/LSF commands for compilation

```
grid_cmd [-clear_all] [-delete <string>] [-local] [-njobs <int>] [-
queue <string>] [-submit <string>]
```

#### Option(s)

- -clear all: Clears out all previous grid cmd settings.
- -delete <string>: Job deletion string (if not present, kill -9 is used).
  \_deletion\_string
- -local: Run jobs in this queue locally (mutually exclusive to -submit and -delete options).
- -njobs <int>: Specify the number of parallel jobs. non-negative integer number.
- -queue <string>: Specify queue name (if not present this command is referring to all previously defined queues). name
- -submit <string>: Job submission string.job\_submission\_string

#### Constraint(s)

At least one of the options should be used

- -clear\_all cannot be used with any other option.
- -local cannot be used with any of the following options: -delete, -submit

## 11.2 grid\_engine

#### **Description**

Relaunch jobs in case of grid failure

```
grid_engine [-clear <all>] [-name <string>] [-property <string>] [-
value <string>]
```

#### Option(s)

- -clear <all>: Clears out all previous grid engine declarations.
- -name <string>: Specify engine name. UPON FAILURE
- -property <string>: Specify property name. \_string
- -value <string>: Specify property value as string. \_string

#### Constraint(s)

At least one of the options should be used

- -clear cannot be used with any other option
- -implementation cannot be used with any other option

At least one of the following options should be used: -implementation|-name|-property|-clear

- -property can only be used with -value
- -value can only be used with -property

#### Note(s)

Only one property can be declared per command.

#### Example(s)

```
grid_engine -name RETRY_UPON_FAILURE -property numberOfRetries -value
5
grid_engine -name RETRY_UPON_FAILURE -property retryExpression -value
{error 131}
grid_engine -name RETRY_UPON_FAILURE -property
invertedRetryExpression -value {^a, b or c}
grid_engine -name RETRY_UPON_FAILURE -property delay -value 10
grid_engine -property gridvendor -value "SGE"
grid engine -clear
```

## 11.3 grid\_task\_association

#### **Description**

Specify associations of Zebu tasks and GRID/LSF queues

```
grid task association [-clear all] [-queue <string>] [-task <string>]
```

#### Option(s)

- -clear\_all: Clears out all previous grid\_task\_association settings.
- -queue <string>: Specify queue name (if not present this command is referring to all previously defined queues). name
- -task <string>: Specify task name. name

#### Constraint(s)

-clear all cannot be used with any other option.

At least one of the options should be used

## 11.4 nfs\_settngs

#### **Description**

Specify options for NFS file handling

```
nfs_settings [-access_level <0|1|2|3|4|5>] [-delay <int>] [-
max_retries <int>]
```

#### Option(s)

- -access\_level <0 | 1 | 2 | 3 | 4 | 5>: Specify access level for retries.
- -delay <int>: Specify delay interval (ms) for retries. non-negative integer number.
- -max\_retries <int>: Specify maximum number of NFS retries. non-negative integer number.

#### Constraint(s)

At least one of the options should be used

## 11.5 set\_app\_var

#### **Description**

This command is used to add an option to OptionsDB.

```
set app var <name> <value> [-lock <hard|soft>]
```

#### Option(s)

- name <string>: Name of option to be added to OptionsDB.
- value <string>: Value of option to be added to OptionsDB.
- -lock <hard | soft>: Whether recurrence of the option in same UTF file should cause error/warning.
  - ☐ hard: Terminate if same option has been defined previously with this flag
  - $\ \square$  soft: Warn and ignore if same option has been defined previously with this flag

#### Constraint(s)

At least one of the following options should be used: name

At least one of the following options should be used: value

set\_app\_var

# 12 Functional Safety

This section describes the following UTF commands:

■ fusa

#### 12.1 fusa

#### Description

This command indicates the fault emulation database and the campaign name.

```
fusa [-campaign <string>] [-dut_path <string>] [-fdb_name <string>]
[-fdb server <string>] [-object not found <string>]
```

#### Option(s)

- -campaign <string>: Specify the campaign name. the campaign name.
- -dut path <string>: Specify the DUT path. the DUT path.
- -fdb\_name <string>: Specify the fault emulation database name. the fault emulation database name.
- -fdb\_server <string>: Specify the fault emulation database server. the fault emulation database server.
- -object\_not\_found <string>: Specify the message severity for not found objects. Default is fatal.. the message severity for not found objects. Default is fatal.

#### Constraint(s)

At least one of the options should be used

#### Example(s)

```
fusa -fdb_server <host name>:80 -fdb_name FDB1 -campaign fc_1
```

## 13 Memories

This section describes the following UTF commands:

- memories
- memory\_preferences

#### 13.1 memories

#### **Description**

Memory inference options

```
memories [-algorithm <DIRECT|TWO_PASS>] [-convert_reset <bool>] [-
drop_write_only <bool>] [-exclude <list>] [-flops] [-inline_readmem]
[-instance <list>] [-make_sync_writes
<false|posedge|negedge|dual|driver|COMPOSITE>] [-
make_sync_writes_specific <FALSE|DRIVER|DUAL|COMPOSITE>] [-
set_default_type
<LUT|BRAM|URAM|ZRM|READ_AFTER_WRITE|READ_BEFORE_WRITE|NO_READ_ON_WRIT
E|OPTIMIZE_CAPACITY|OPTIMIZE_PERFORMANCE|WORD_LENGTH>] [-type
<LUT|BRAM|URAM|ZRM|READ_AFTER_WRITE|READ_BEFORE_WRITE|NO_READ_ON_WRIT
E|OPTIMIZE_CAPACITY|OPTIMIZE_PERFORMANCE|WORD_LENGTH|ZMEM_CLOCK_FREQU
ENCY|ZMEM_TARGET_FREQUENCY|REPLICATE|BRAM_DUAL_PORT_MULTIPLEXED|AUTO>
] [-zmem] [-zmem_port_threshold <int>] [-zmem_scripts <list>] [-
zmem_size_threshold <int>] [-zrm_latency_encoding <ONEHOT|BINARY>]
```

#### Option(s)

- -algorithm <DIRECT | TWO PASS>: Specify algorithm.
- -convert\_reset <bool>: Convert reset logic, so there are fewer memory ports, increasing the chance that the array can be implemented as a memory Global option. Default is false for UC Phase 1, and true for WLS (Word Level Synthesis).
- -drop write only <bool>: Drop write-only memories. Global option.
- -exclude <list>: list of excluded instances.
- flops: Specify memories to be implemented as flops.
- -inline\_readmem
- -instance <list>: Specifies a list of instances.

- -make\_sync\_writes
  <false|posedge|negedge|dual|driver|COMPOSITE>: Converts
  asynchronous writes to synchronous writes.
- -make\_sync\_writes\_specific <FALSE|DRIVER|DUAL|COMPOSITE>:
   make sync writes specific.
- -set\_default\_type
  <LUT|BRAM|URAM|ZRM|READ\_AFTER\_WRITE|READ\_BEFORE\_WRITE|NO\_
  READ\_ON\_WRITE|OPTIMIZE\_CAPACITY|OPTIMIZE\_PERFORMANCE|WORD
  LENGTH>: Specify default type.
- -type
  <LUT | BRAM | URAM | ZRM | READ\_AFTER\_WRITE | READ\_BEFORE\_WRITE | NO\_
  READ\_ON\_WRITE | OPTIMIZE\_CAPACITY | OPTIMIZE\_PERFORMANCE | WORD
  LENGTH | ZMEM\_CLOCK\_FREQUENCY | ZMEM\_TARGET\_FREQUENCY | REPLIC
  ATE | BRAM\_DUAL\_PORT\_MULTIPLEXED | AUTO>: Specify type.
- -zmem: Specify memories to be implemented as zMems.
- -zmem\_port\_threshold <int>: Specify port threshold for flop vs. zMem memories for automatic memory inference. positive integer number.
- -zmem scripts <list>: Specify list of zMem scripts.
- -zmem\_size\_threshold <int>: Specify size threshold for flop vs. zMem memories for automatic memory inference. positive integer number.
- -zrm latency encoding <ONEHOT|BINARY>: Latency encoding type.

#### Constraint(s)

- -exclude can only be used with -inline\_readmem
- -flops cannot be used with any of the following options: -zmem,
  -set\_default\_type, -type, -make\_sync\_writes\_specific
- -flops: -inline readmem is not compatible with -algorithm TWO PASS
- -flops: using -algorithm implies also using -instance
- -inline readmem can only be used with -flops
- -algorithm can only be used with -flops

- zmem: if no -instance use -set\_default\_type;
  -make\_sync\_writes\_specific cannot be used without -instance;
  -inline\_readmem is illegal; cannot use -make\_sync\_writes\_specific
  with -type
- REPLICATE is the only -type that can be used without a -zmem
- -type, when used without -zmem, must be used with -instance
- -set default type can only be used with -zmem
- -make sync writes specific can only be used with -zmem
- when -type or -set\_default\_type value is WORD\_LENGTH, or -type is ZMEM\_CLOCK\_FREQUENCY, ZMEM\_TARGET\_FREQUENCY, REPLICATE, or BRAM\_DUAL\_PORT\_MULTIPLEXED, -instance value shall be an even-length list of pairs {inst1 num1 ...}
- '-make sync writes INDRIVER' is obsolete
- '-make sync writes INVDRIVER' is obsolete
- '-make sync writes specific DRIVER NEGEDGE' is obsolete

At least one of the options should be used

#### Note(s)

#### ■ Usage of -instances option:

- ☐ full hierarchical path.memory name
- ☐ module relative name.memory name

The module\_relative\_name is based on parent module\_name and can include the **relative hierarchical path of the memory**, if the memory array is declared inside a subscope or nested subscopes within the module.

The **relative hierarchical path of the memory** can be any of the following:

- a label name of one subscope
- a combination of nested subscopes label names

#### $\blacksquare$ Usage for the <code>-flops</code> option:

☐ -flops -instance #instances [-inline\_readmem [-exclude #instances]] | [-algorithm DIRECT | TWO\_PASS] using -

inline readmem. Also implies implement as flops for the specific modules or instances ☐ memories -flops -algorithm TWO\_PASS -instance {module name.variable name} ☐ memories -flops -algorithm DIRECT is same as memories -flops (that is -algorithm DIRECT is the default) ■ Usage for the -zmem option: -zmem -instance #instances [-type LUT|BRAM|ZRM|READ AFTER WRITE|READ BEFORE WRITE|NO READ ON WRITE|O PTIMIZE CAPACITY | OPTIMIZE PERFORMANCE | WORD LENGTH |ZMEM CLOCK FREQUENCY|ZMEM TARGET FREQUENCY|REPLICATE|BRAM DUAL PO RT MULTIPLEXED | AUTO] Or [-set default type LUT|BRAM|ZRM|READ AFTER WRITE|READ BEFORE WRITE|NO READ ON WRITE|O PTIMIZE CAPACITY | OPTIMIZE PERFORMANCE | WORD LENGTH | Or [make sync writes specific FALSE|DRIVER|DUAL|COMPOSITE] ☐ when using -zmem in combination with -type WORD LENGTH or -type REPLICATE, -instance <list>: <list> should have the following format {instance1 <int> instance2 <int> ...} where <int> is the word length or replication factor per instance. □ when using -zmem in combination with -type ZMEM CLOCK FREQUENCY, instance <list>: <list> should have the following format {instance1 <int> instance2 <int> ...} where <int> is 25, 50, 100, or 200. ☐ when using -zmem in combination with -type ZMEM TARGET FREQUENCY, instance <list>: should have the following format {instance1 <int> instance2 <int> ...} where <int> is target frequency for zMEM in kHz [1-200000] ☐ when using -zmem in combination with -type BRAM DUAL PORT MULTIPLEXED, -instance <list>: <list> should have the following format { instance1 <int> instance2 <int> ...} where <int> is 0 for false, or 1 for true. ☐ Using -zmem in combination with -make sync writes specific (zfast: +MakeSyncWrites:<...>) also implies implement as memory for the specific instances

-type must be used with -zmem, except for '-type REPLICATE', which might be used either with or without -zmem, and, like all other -type values, might not be used with -flops.
When -type is used without -zmem, it must be used with -instance. Due to no -zmem, the arrays specified by -instance are not required to be implemented as zMemstype only applies to those arrays which are implemented as zMems (if any), and has no effect on those arrays which are implemented as flops.
Using -inline_readmem. Also implies implement as flops for the specific instances

## 13.2 memory\_preferences

#### **Detailed Description**

- [-max\_bram\_blocks <integer>|DEFAULT]: Specify maximum numbers of BRAM blocks or restore to default the previously set value.
- [-max\_uram\_blocks <integer>|DEFAULT]: Specify maximum numbers of URAM blocks or restore to default the previously set value.
- [-max\_ramlut\_blocks|-max\_lutram\_blocks <integer>|DEFAULT]: Specify maximum numbers of RAMLUT blocks or restore to default the previously set value.
- [-ramlut\_to\_bram\_threshold|-lutram\_to\_bram\_threshold <integer>|DEFAULT]: Specify ratio (percentage) of RAMLUTs to BRAMs or restore to default the previously set value.
- [-bram\_to\_uram\_threshold <integer> | DEFAULT]: Specify ratio (percentage) of BRAMs to URAMs or restore to default the previously set value.
- [-scan\_path <list>]
- [-advanced\_command\_file #filename]: Command file for zMem
- [-advanced\_command] <zMem\_command>: Specify advanced command for zMem
- [-zmem\_clock\_frequency 25|50|100|200|AUTO]: The valid values are 25, 50, 100, 200(in MHz) or AUTO. AUTO stands for current default.
- [-manage\_dual\_port\_bram\_access <bool>]: Enable/disable simple port ramlut multiplexing.

memory\_preferences

# 14 Optimization

This section describes the following UTF commands:

- optimization
- performance

## 14.1 optimization

#### **Detailed Description**

- -aggressive|-maxopt|-max\_opt [-module <module list>][instance <instance list>]: Aggressive optimization if -module or
  -instance are present the optimization directive is per the instance/module list
  (regex patterns can be used. for example: all modules which begin with 'a'
  -module {a.\*} if -module or -instance are not present this is a global
  directive.
- -normal | -keep\_registers [-module <module list>] [instance <instance list>]: Medium optimization if -module or instance are present the optimization directive is per the instance/module list if -module or -instance are not present this is a global directive (regex patterns can be used. for example: all modules which begin with 'a' -module {a.\*})
- -no|-noopt|-no\_opt: No optimization if -module or -instance are present the optimization directive is per the instance/module list if -module or instance are not present this is a global directive (regex patterns can be used. for example: all modules which begin with 'a' -module {a.\*})
- -pass\_opt\_levels <bool>: Specify whether WLS (Word Level Synthesis) should use the optimization levels specified by -aggressive, -normal, -no opt, and so on. Default is true.
- -dsp\_mult\_threshold <int>: Synthesize DSP for mults when total bits of args are greater than nb.
- -dsp\_limit <int>: Limit the maximum number of DSPs in any module. Acceptable values are >= 0. When set to 0, this gives the default, which is no limit. Note that this is not exactly a limit for the modules. Rather, this is the maximum number of DSPs in any module, but after all of the inlining has happened into the modules. If you have used
  - "optimization -top\_down\_roots <module\_list>", it is a bit different. Call each module in the <module\_list> a root module. Each root module is synthesized together with a sub-hierarchy below it. The DSP limit, in this case, is

- the limit on the number of DSPs in each root module together with that root module's own sub-hierarchy.
- -remove\_unconnected\_blackboxes <bool>: Specify removal of unconnected blackboxes
- -latch\_clocks <bool>: Enable clock analysis on mem instances and latches.
- -boundary\_opt <bool>: Deprecated. Boundary optimization: performs ports merging for ports with same/opposite phase and cross-modules constant propagation. WLS flow option. Currently default false. Cannot be combined with the newer -qor opt enable or -qor opt disable options.
- -number\_of\_threads <int>: Specify number of threads for WLS (Word Level Synthesis). Default is 16.
- -qor\_opt\_enable list of sub-options>: The sub-options are INLINE, BOUNDARY, THREADED\_GLOBAL, and ALL. These enable the specified WLS (Word Level Synthesis) global optimizations. Default is currently for the global optimizations to be off.
- -qor\_opt\_disable <list of sub-options>: The sub-options are INLINE, BOUNDARY, THREADED\_GLOBAL, and ALL. These disable the specified WLS (Word Level Synthesis) global optimizations. Default is currently for the global optimizations to be off.
- -inline <module\_list>: Performs module inlining for a list of modules
  (this can get also pattern: \* matches everything, ? matches any single character,
  [seq] matches any character in seq, [!seq] matches any character not in seq>]
- -auto\_inline\_limit <limit>: auto inline all modules with cost <=
  limit</pre>
- -auto\_inline\_port\_size\_threshold <Threshold>: auto inline all modules with total port size >= Threshold
- -auto\_inline\_cost\_refine <bool>: auto inling optimization in calculating inlining cost.
- -auto\_inline\_params <seq\_modules>=<bool>: Enable/disable auto inling parameters. seq\_modules enables inlining of sequential blocks. Default value is false.

**NOTE:** Avoid counting simple assignments (buffers) towards inlining cost.

- -cell\_size <int> -instance | -module <list>: Specifies the maximum cell size that PLAyer creates.

For example, with the following UTF commands

- optimization -lut\_costs {10 10 10 50 100}
  optimization -lut costs {10 12 15 20 30} -module
  - optimization -lut\_costs {10 12 15 20 30} -module {my\_hw\_top}
- optimization -lut\_costs  $\{10\ 10\ 12\ 15\ 20\}$  -module  $\{dut\}$  The list  $\{10\ 10\ 10\ 50\ 100\}$  is the global default, while the list  $\{10\ 12\ 15\ 20\ 30\}$  is used for module my\_hw\_top, and the list  $\{10\ 10\ 12\ 15\ 20\}$  is used for module DUT.
- -enhanced\_loop\_xform <bool> [-module <module list>] [instance <instance list>]: Specifies whether or not to use WLS's
  enhanced loop transformation. Default is false. This is currently experimental. If
  -module or -instance are present the optimization directive is per the
  instance/module list if -module or -instance are not present this is a global
  directive.
- -enc\_mux\_threshold <int> -instance <list> [-regex]: Controls technology mapping of encoded muxes in terms of the min. number of selector pins in an encoded mux (example: a vector indexing operation or a case statement) required for the mux to be mapped as FPGA fabric mux vs dissolved into LUTs. This is intended to be used by CAEs during bringup rather than the end user.
- -expand\_dsp\_mult\_threshold <int> -instance <list> [reqex]: Specifies the max size of multiplier ops that do not use DSP
- -drop\_dead\_logic <int> -instance <list> [-regex]: Eliminate stateful logic that does not contribute to functionality of a module (at the expense of losing visibility on removed logic). True when using full optimization.

```
-share level <0|2> -module <list> [-regex]
```

- -inline\_disable <module\_list>: disable inline on list of modules
  - **NOTE:** (this can get also pattern: \* matches everything, ? matches any single character, [seq] matches any character in seq, [!seq] matches any character not in seq>]
- -never inline <module list>: Set list of modules to be never inlined
  - **NOTE:** (this can get also pattern: \* matches everything, ? matches any single character, [seq] matches any character in seq, [!seq] matches any character not in seq>]
- -never\_inline\_disable <module\_list>: Disable never inline on list of modules
  - **NOTE:** (this can get also pattern: \* matches everything, ? matches any single character, [seq] matches any character in seq, [!seq] matches any character not in seq>]
- -top\_down\_roots <module\_list>: List of modules as top for limited topdown approach
- -celldefine <bool>: treats module in `celldefine block as UDP for cost computation when auto inlining.
  - **NOTE:** -celldefine option should only be used with -auto\_inline\_limit or -auto\_inline\_port\_size\_threshold. Default value is t.
- -area effort <DEFAULT|LOW|MEDIUM|HIGH>
- -tree <module>. This specifies as that this module and all below are optimized and mapped together.
  - **NOTE:** For Synplify Mapping, optimizations work better when the complete module tree is optimized together.
- -techmapping <REGULAR | TDS>: This option is used to specify Timing Driven Synthesis using Synplify Mapping Technology.

#### For example:

```
optimization -tree {critical module} -techmapping {TDS}
```

This runs technology mapping using Synplify Timing Driven Synthesis on critical module and the tree below.

- NOTE: -techmapping should only be used with -tree. Default value is REGU-LAR.
- -techmapping\_constraints\_file <constraints for this module>

- NOTE: -techmapping\_constraints\_file should only be used with -techmapping {TDS}. This should contain FDC constraints for this module tree.
- -techmapping\_advanced\_command\_file <additional option to be passed to symplify>
  - NOTE: -techmapping\_advanced\_command\_file should only be used with -techmapping {TDS}. This should contain additional options for Synplify Timing Driven Synthesis.

## 14.2 performance

#### Description

Specify performance options

```
performance [-clock_opt <bool>] [-dynamic_emu_stop_counter <int>] [-
dynamic_emulation <dpi=bool,vlog_force=bool,zforce=bool,zgate=bool>]
[-fetch_mode <bool>] [-safe_mode <bool>] [-safe_mode_params <
clock_latch=bool,memory=bool,set_reset=bool,skew_time=bool>] [-
zemi3 fm mcp opt <bool>] [-zemi3 fm opt <bool>]
```

#### Option(s)

- -clock\_opt <bool>: Optimize away the rarely used negedge (or posedge) of fastest design clock to improve throughput of the design. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -dynamic\_emu\_stop\_counter <int>: Specify number of driverClk cycles to stop during runtime to ensure dynamic emulation behavior. Valid values: A non-negative integer number.
- -dynamic\_emulation
  <dpi=bool,vlog\_force=bool,zforce=bool,zgate=bool>: Enables
  MCP evaluation to ignore certain rarely used paths and ensure correctness at
  runtime by holding driverClk when those paths are active.
- -fetch\_mode <bool>: Enables/Disables fetch mode. Valid values: 0|1|f|false|n|no|t|true|y|yes (case insensitive)
- -zemi3\_fm\_opt <bool>: Optimizes LUT usage and throughput in fetch mode. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)

#### Constraint (s)

```
-zemi3_fm_mcp_opt can only be used with -zemi3_fm_opt.
```

#### Note(s)

- PDM\_DIRECT: PDM is enabled even for Original compilation. User defines which PARFF stages that they also like to introduce PDM based on the PARFF file
- PDM\_PARFF: User defines which PARFF stages that they like to introduce PDM based on the PARFF file

# 15 Power

This section describes the following UTF commands:

- power\_profile
- set\_power\_estimation

## 15.1 power\_profile

#### **Detailed Description**

Enable power profile and debug dumping. The debug dumping signals can be specified by \$dumpvars calls in design, and the power profiled signals are specified by power weighted profile, and all these power profiled signals are also debug signals.

```
profile -weight_profile <file> [-optimize
CAPACITY|BALANCED|PERFORMANCE] [-smash_hierarchy NONE | CRITNET |
MEMORY | BOTH] [-autodrop extreme small memory weight true|false]
```

#### **Parameters**

- args
  - -weight\_profile <file>: Specify the power weight file generated by Spyglass to enable power profile and debug dumping. All the signals used by power profile are also debug dump signals.
  - -optimize CAPACITY | BALANCED | PERFORMANCE: Specify the optimization strategy for debug dump. Allocate the largest number of debug resources. Allocate the resource to balanced performance and capacity (default). Allocate the resource for best performance.
  - -smash\_hierarchy NONE | CRITNET | MEMORY | BOTH: Specify to smash the instrumented memory or critical net instance hierarchy. Do not smash any instrumented power profile instances (default). Smash all the instrumented critical net power profile instances. Smash all the instrumented memory power profile instances. Smash both critical net and memory power profile instances.
  - ☐ -autodrop\_extreme\_small\_memory\_weight true | false: Enables the automatic dropping for extreme small memory weights in IP, which can impact accuracy.

**NOTE:** Since the hardware resource is limited, WAP cannot appropriately represent extreme small weight well, this option discards those extreme small memory weights automatically.

**NOTE:** This option is disabled by default.

# 15.2 set\_power\_estimation

#### **Detailed Description**

#### Description

Configures the behavior of the Power Estimation feature.

#### **Optional Arguments**

- -fnmatch: Indicates that object pathnames can contain wild cards.
- -object\_not\_found [fatal|warning]: Specifies the error policy when objects cannot be found.

#### Available policies:

- ☐ fatal: Default value. A fatal error is displayed.
- ☐ warning: A warning is displayed instead of an error.
- -rtlname\_file <filename>: Specifies the file containing the names of wires used for Power Estimation (one bit per line).
- -type [dynamic|fwc]: Specifies the capture mechanism used by Power Estimation. If not specified, fast-waveform-capture is preferred.

Details about allowed values:

- ☐ dynamic: Power Estimation is performed via dynamic-probes.
- ☐ fwc: Power Estimation is done through fast waveform captures.
- -wire\_file <filename>: Specifies the file containing the EDIF names of wires used for Power Estimation (one bit per line).

#### **Command Usage Examples**

```
- set_power_estimation -type fwc -rtlname_file ../../src/
power est.txt
```

Power estimation is performed via the signals found in file .../.../src/ power\_est.txt.

# 16 Routing

This section describes the following UTF commands:

**■** zpar

## 16.1 zpar

#### **Description**

System-level place and route (**zPar**) options

zpar [-advanced\_command <string>] [-advanced\_command\_file <file>] [direct\_placement <bool>] [-effort <No|Low|Medium|High>] [-incremental
<bool>] [-max\_parallel\_jobs <int>] [-placement\_number\_of\_jobs <int>]

#### Option(s)

- -advanced command <string>: Command for **zPar**. zpar command
- -advanced command file <file>: Command file for **zPar**.
- -direct placement <bool>: Use direct placement.
- -effort <No|Low|Medium|High>: Specify effort level.
- -incremental <bool>: Use zPar incremental mode.
- -max\_parallel\_jobs <int>: Maximum number of zPar jobs allowed(Default:0, parallelism is disabled). non-negative integer number.
- -placement\_number\_of\_jobs <int>: Number of jobs for placement(Default:0, take default value from zPar). non-negative integer number.

#### Constraint(s)

At least one of the options should be used

#### Note(s)

- Higher number can potentially increase performance, but consume more computing resources.
- If value for -placement\_number\_of\_jobs is not 0, max parallel jobs with none zero value must also be defined

# 17 Runtime

This section describes the following UTF commands:

■ run\_manager

# 17.1 run\_manager

#### **Description**

Specify run manager options

```
run_manager [-debug <bool>] [-number_of_instances <int>]
```

#### Option(s)

- -debug <bool>: Specifies whether visibility must be added inside the run manager instances.
- -number\_of\_instances <int>: Specify the number of run manager instances. This should be a positive number. non-negative integer number.

#### Constraint(s)

At least one of the options should be used

# 18 set\_perf\_flow

#### **Description**

#### Define perf flow

set\_perf\_flow<mode>[-patch<string>] [-patch\_list<list>]
Option(s):

- mode <string>: perf flow mode
- -patch <string>: patch name
- -patch\_list <list>: list of allowed patch names

# 19 set\_power\_profile

#### **Description**

```
set_power_profile [-bucket_file <file>] [-udp_width <16|32>] [-
uip if fx pairs <0|1|2|4>]
```

**Deprecated command:** To be obsoleted. # Use power profile instead.

#### Option(s)

- -bucket file <file>: Specify the bucket file output by Spyglass
- -udp\_width <16 | 32>: Specify the UDP bit width. 16 means each UDP bit width is 16k bits.
- $-uip_if_fx_pairs <0 | 1 | 2 | 4>$ : Specify message pair number for conditions, 0 | 1 | 2 | 4.
  - □ 0: enable UIP without conditions.
  - ☐ 1: enable UIP with 1 message pair for conditions and so on.

#### Constraint(s)

At least one of the options should be used

#### Example(s)

```
set_power_profile -uip_if_fx_pairs 1 -udp_width 32 -bucket_file {./
bucket.txt}
```

# 20 SMART-ZICE

This section describes the following UTF commands:

■ smart\_zice\_config

# 20.1 smart\_zice\_config

#### **Description**

Smart Z-Ice options

```
smart zice config [-connector <HE10>] [-vcc <1v5|1v8|2v5|3v3>]
```

#### Option(s)

- -connector <HE10>: Enable HE10 adapter.
- -vcc <1v5 | 1v8 | 2v5 | 3v3>: Value of VCC used for Smart Z-Ice.

#### Constraint(s)

At least one of the following options should be used: -vcc | -connector

#### Example(s)

```
smart_zice_config -vcc 1v8
smart zice config -vcc 3V3 -connector HE10
```

# 21 Synthesis

#### This section describes the following UTF commands:

- assertion\_synthesis
- dpi\_synthesis
- synthesis
- synplifypro\_synthesis
- synthesis\_preferences
- system\_tasks
- verilog\_force\_release

# 21.1 assertion\_synthesis

#### **Detailed Description**

assertion\_synthesis [-ignore (<sva\_type>)] [-path <mod\_inst\_path>]
[-tree <top\_module\_name>] [-module <modules list>="">] [-assert
<assertion name>]

- sva\_type can be:
  ALL | CONCURRENT | IMMEDIATE | ASSERT | COVER | PACKAGE | PROC | PROC\_L
  OOP | CONCURRENT | PROC LOOP | IMMEDIATE | PROC LOOP
- +assert #instance name: Synthesize given SVA instance
- -assert #instance\_name: Do not synthesize given SVA instance
- +module #module\_name: Synthesize all SVAs in all instances of given module
- -module #module\_name: Do not synthesize all SVAs in all instances of given module
- +tree #hierarchy name: Synthesize all SVAs below given hierarchy
- -tree #hierarchy name: Do not synthesize all SVAs below given hierarchy
- +path #hierarchy\_name: Synthesize all SVAs inside given hierarchy instance
- -path #hierarchy\_name: Do not synthesize all SVAs inside given hierarchy instance
- -ignore
  ALL|CONCURRENT|IMMEDIATE|ASSERT|COVER|PACKAGE|PROC|PROC\_L
  OOP|CONCURRENT\_PROC\_LOOP|IMMEDIATE\_PROC\_LOOP
  #assertion\_type: Do not synthesize all SVAs of given type
- -enable ALL | ASSERT | COVER: Synthesize all/ASSERT/COVER SVAs in a design
- -verbose <bool>: Dump removed SVAs into report file 'reportSVA.log'.
- -cover\_max\_states <int>: Maximum number of states allowed for a Cover property.

- -enable\_ctrl\_tasks <bool>: Handle assertion control tasks in the design.
- -unique\_if\_case <bool>: Enable unique case and unique if transformation to generate violation reports
- -never fatal: Never use SVA as fatal (do not apply SVA trigger)
- -auto\_disable: Disable assertions after first failure. Improves performance but increases logic
- -report only failure: Only report SVA failures
- -fire\_all\_triggers, generate (zsva\_trigger == 1'b1) for static trigger in vcs.dve, ignored if -never\_fatal used

# 21.2 dpi\_synthesis

#### **Detailed Description**

dpi\_synthesis [-path <mod\_inst\_path>] [-tree <top\_module\_name>] [module <modules list>] [-dpi <dpi\_name>] [-hier <file\_name>] [-enable
ALL|ALC] [-ignore FOR\_LOOP] [-frequency <int>] [-advanced\_dpi <bool>]
[-enable\_wls <bool>] [-offline <bool>] [-timestamp <bool>] [optimize\_width <bool>]

#### **Parameters**

args

- +dpi #instance name: Synthesize given DPI function
- -dpi #instance name: Do not synthesize given DPI function
- +module #module\_name: Synthesize all DPI calls in all instances of given module
- -module #module\_name: Do not synthesize all DPI calls in all instances of given module
- +tree #hierarchy\_name: Synthesize all DPI calls below given hierarchy. This option is deprecated.
- -tree #hierarchy\_name: Do not synthesize all DPI calls below given hierarchy. This option is deprecated.
- +path #hierarchy\_name: Synthesize all DPI calls inside given hierarchy instance. This option is deprecated.
- -path #hierarchy\_name: Do not synthesize all DPI calls inside given hierarchy instance. This option is deprecated.
- -enable [ALL | ALC]

#### NOTE:

• ALL means Synthesize all DPI calls in a design.

- ALC means Synthesize DPI calls in always\_latch or always\_comb. ALC can occur in the same dpi\_synthesis command or by itself in a separate dpi\_synthesis command, with other dpi\_synthesis commands deciding which modules or instances have their DPI functions synthesized.
- -ignore for loop: Do not synthesize all DPI calls within a for loop
- -hier #filename: Specify list of DPI synthesis options in a given file. This option is not supported.
- -frequency <int>: Specify the theoretical DPI frequency (in KHz) to reach at run-time
- -advanced\_dpi <bool>: Synthesize all DPI calls inside initial blocks and all DPI calls with output ports. Must be preceded by -enable ALL option.
- -enable\_wls <bool>: Synthesize all DPI calls inside initial blocks and all DPI calls with output ports under ZS4 UC2 flow.
- 'debug -use\_offline\_debug true' is incompatible with 'dpi\_synthesis -enable\_wls true'. Also, do not add 'debug -offline debug params {INCL XTORS=true}' to the UTF.
- -offline <bool>: Support Offline mode only when used along with -enable wls true, otherwise this option has no effect
- -timestamp <bool>: Support timestamp only when used along with -enable\_wls true, otherwise this option has no effect
- -optimize\_width <bool>: Enable optimization of input bits for DPI call.

Duplicated command options are allowed.

# 21.3 synthesis

#### **Detailed Description**

Synthesis options

- -advanced\_command\_file <filename>: Specify legacy **zFast** command file which effects DUT and all transactors.
- -advanced\_command\_file\_dut\_only <filename>: Specify legacy zFast command file effects DUT only.
- -advanced\_command {<zFast\_attribute>}: Specify any legacy zFast command
- -blackbox <blackbox names>: Specify units to be forced as blackboxes
- -full\_blackbox <blackbox\_names>: Specify units to be forced as blackboxes already from elaboration stage
- -dont\_make\_bbox <blackbox\_names>: Specify units not to be treated as blackboxes
- -blackbox\_path <instance\_names>: Specify instances to be forced as blackboxes
- -ignore\_unique\_case <bool>: Ignore unique keyword in unique case statement
- -check\_utf\_vs\_advanced\_command\_file <bool>: In WLS flow, do some consistency checks between UTF commands and synthesis advanced commands.
- -wls\_option {<wls\_option>}: Specify one wls option.

#### Note

- -wls\_option and -wls\_option\_file are applied in the order in which the two of them are found in the UTF file.
- -wls\_option\_file <filename>: Specify additional wls option file

  NOTE: -wls option file: option file can be set once throughout the UTF file
- -simon\_option\_file <filename>: Deprecated. Specify additional simon option file.

**NOTE:** -simon\_option\_file: option file can be set once throughout the UTF file.

*Instead, use the newer option* -wls option file.

- -generate\_db\_for\_fmcheck <bool>: Generate database in WLS (Word Level Synthesis) flow for fmcheck
- -generate\_db\_for\_fmcheck\_modules <module\_names>: Generate database in WLS (Word Level Synthesis) flow for specified units for fmcheck.
- -generate\_db\_for\_fmcheck\_module\_file <module\_file>: Generate database in WLS (Word Level Synthesis) flow for the units specified in the module file for fmcheck.
- -enable\_xmr\_check <bool>: Enable the XMR connectivity check in WLS (Word Level Synthesis) flow, disabled by default
- -max loop iterations <int>: Specify maximum loop iterations limit.
- -use vfs <bool>: Enable the use of VFS (virtual file system)
- -wls\_enhanced\_blackbox\_support <bool>: Enable enhanced blackbox support; default false.
- -real\_number\_modeling <bool>: Enable synthesis of real data type with floating point format; default false.
- -synthesize\_shortreal\_with\_32bits <bool>: Enable synthesis of short real in 32-bits floating point format; default false.
- -enhanced\_sv\_interface\_support <bool>: Enable enhanced System Verilog interface support in WLS (Word Level Synthesis) flow.
- -enhanced\_var\_select\_xmr <bool>: avoid module splitting for read XMR with variable select.
- -disable\_bidir\_native\_xmr <bool>: process bidirectional XMR at backend compile.
- -user\_override\_fpga\_prims <bool>: allow xilinx primitives definition by user

# 21.4 synplifypro\_synthesis

#### **Detailed Description**

Specify synplifypro synthesis groups

- #name | +tree #name | -tree #name: Specify hierarchy to be synthesized with synplifypro
- -groupname #group name: Synthesis group name
- -options {name=value ... nameN=valueN}: Synthesis options
- -real\_number\_modeling <bool>: Enable synthesis of real data type with floating point format; default false.
- -fp\_perf\_mode <int>: Enable performance optimization on floating point, different value means different levels; default 0.
- -fp\_perf\_mode\_diag <bool>: Enable diagnostic performance optimization on floating point; default false.
- -synthesize\_shortreal\_with\_32bits <bool>: Enable synthesis of shortreal in 32-bits floating point format; default false.
- -enhanced\_sv\_interface\_support <bool>: Enable enhanced sv interface support in WLS (Word Level Synthesis) flow.
- -enable\_xmr\_threads <bool>: Enable multi-threaded support in native XMR processing. Enabled by default.
- -hierarchy\_info <path>: Hierarchical path for each module in the design dump directory for bottom up compile
- -enhanced\_var\_select\_xmr <bool>: Avoid module splitting for read XMR with variable select.
- -disable\_bidir\_native\_xmr <bool>: Process bidirect XMR at back-end compile.
- -user\_override\_fpga\_prims <bool>: Allow xilinx primitives definition by user
- -consistency\_check <bool>: Check the synthesis data structures for consistency.
- Option -task cannot be used without one of the following options:
  - -enable
  - □ -replace
  - -module

synplifypro\_synthesis

-enable and -module are mutual exclusive, either enabling on all design or on selective modules.

# 21.5 synthesis\_preferences

#### **Description**

Specify synthesis preferences

synthesis\_preferences [-bundle\_mode <string>] [-enable\_fmcheck\_debug <bool>] [-enable wls <bool>] [-log files <ALWAYS|NEVER|DEFAULT>]

#### Option(s)

- -bundle\_mode <string>: Specify bundle mode for synthesis. |
  SIZE=<int> | CARDINAL=<int>
- -enable\_fmcheck\_debug <bool>: Enabling/Disabling the dumping of encrypted db.
- -enable wls <bool>: Enable the WLS (Word Level Synthesis) flow.
- -log\_files <ALWAYS|NEVER|DEFAULT>: Whether to create log files in zcui.work/design/synth\_Default\_RTL\_Group/synthesis\_log\_dir.
  - ☐ ALWAYS: Do create the log files.

Valid values: ALWAYS|always|Always

☐ NEVER: Do not create the log files.

Valid values: NEVER|never|Never

☐ DEFAULT: The default, currently, is to create the log files.

Valid values: DEFAULT|default|Default

#### Constraint(s)

At least one of the options should be used

## 21.6 system\_tasks

#### **Detailed Description**

Specifies list of hierarchies under which system task/function calls are NOT removed, and are given to synthesis.

**NOTE:** All system task/function calls are removed by default except for SVA calls.

- -task #task name": Specify system task
- -replace #replace value: Replace system task with given string
- -exclude #list\_of\_hierarchies\_to\_exclude: Specify list of hierarchies to exclude
- -remove SVA: Global option to remove all system tasks from SVAs
- -enable: Enable built-in support for system task. Currently only supports \$display, \$displayh, \$displayb.
- -module #list\_of\_modules: Specify list of modules under which system task are not removed and are given to synthesis.
- One of the following options -task, -remove must be used.
  - ☐ The -task option cannot be used without one of the following options: -enable, -replace, -module.
  - -enable and -module are mutual exclusive, either enabling on all design or on selective modules.

# 21.7 verilog\_force\_release

#### **Description**

This command is used to enable or disable support for Verilog force/release statements. If enabled (enable/enable\_wls/enable\_mixed), the default state is that force/release statements are honored. If disabled, the default state is that force/release statements are ignored.

```
verilog_force_release [-create_task <bool>] [-enable <bool>] [-
enable_mixed <bool>] [-enable_wls <bool>] [-enable_zprop <bool>] [-
exclude <list>] [-include <list>] [-local_driver_check <bool>] [-
treat as wire <bool>]
```

#### Option(s)

- -create\_task <bool>: create sys-task for synthesis Verilog force/release support. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -enable <bool>: Sets the default state to enabled/disabled for back-end support for Verilog force/release statements.
- -enable\_mixed <bool>: Enable synthesis support for Verilog force statements only for logic/reg type nodes on input portconnect and output port, enable, -include and -exclude are ignored in this mode. and it is exclusive with -enable wls.
- -enable\_wls <bool>: Enable synthesis support for Verilog force statements,
  -enable, -include and -exclude are ignored in this mode. Valid values:
  0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -enable\_zprop <bool>: Enable z value propagation for synthesis Verilog force/release support. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -exclude <list>: Disables support for force/release statements in these modules, regardless of the default state.
- -include <list>: Enables support for force/release statements in these modules, regardless of the default state.

- -local\_driver\_check <bool>: Do not trace driver of the forced signals and only local connection of target wires are forced when set to true.
- -treat\_as\_wire <bool>: Also trace driver of the signals with type reg | logic | bit when set to true.

#### Constraint(s)

At least one of the options should be used

verilog\_force\_release

# 22 System

This section describes the following UTF commands:

- architecture\_file
- create\_new\_target
- design\_size
- pbuild

# 22.1 architecture\_file

#### **Description**

Specify target architecture file for compilation

architecture\_file -filename <file>

#### Option(s)

■ -filename <file>: Path to architecture file. Mandatory option

#### Constraint(s)

At least one of the options should be used

### 22.2 create\_new\_target

#### **Detailed Description**

- -open block <string>: Open target commands block with specific <name>.
- -close\_block <string>: Close target commands block with specific <name>.

block cannot be opened inside another target block. can open and close block with the same name several times. inside blocks with the same name is assigned to the same target.

only UTF commands and options which are translated only into backend commands are allowed inside a target block.

#### **Description**

Target block actions (multiple target feature) Handles creation and closure of atarget block

```
create new target [-close block <string>] [-open block <string>]
```

#### Option(s)

- -close block <string>: Closes a target block. name
- -open\_block <string>: Opens a new target block or continue existing target block. name

#### Constraint(s)

At least one of the options should be used

## 22.3 design\_size

#### **Description**

Specify number of modules to be used

```
design_size <bram> <dsp> <fwc_bit> <fwc_ip> <lut> <lut6> <qiwc_bit> <
ramlut> <read_ports_bits> <read_ports_ips> <reg> <uram> <
write_ports_bits> <write_ports_ips> <zc_trace_bits> <zcei_mess_in> <
zcei_mess_out> <zrm_ports> <zrm_slots> <zview_bits> [-
max_number_of_modules <float>] [-mode <AUTO|FULL>] [-
number_of_modules <float>] [-resource_margin <float>] [-
resource_margin_details
  <bram=float, dsp=float, fwc_bit=float, fwc_ip=float, lut=float, lut6=float
  ,qiwc_bit=float, ramlut=float, read_ports_bits=float, read_ports_ips=flo
  at, reg=float, uram=float, write_ports_bits=float, write_ports_ips=float,
  zc_trace_bits=float, zcei_mess_in=float, zcei_mess_out=float, zrm_ports=
  float, zrm_slots=float, zview_bits=float>]
```

#### Option(s)

- bram <float>: bram fillrate in %. positive float number.
- dsp <float>: dsp fillrate in %. positive float number.
- fwc bit <float>: fwc bit fillrate in %. positive float number.
- fwc ip <float>: ramlut fillrate in %. positive float number.
- lut <float>: lut fillrate in %. positive float number.
- lut6 <float>: lut6 fillrate in %. positive float number.
- qiwc\_bit <float>: qiwc\_bit fillrate in %. positive float number.
- ramlut <float>: ramlut fillrate in %. positive float number.
- read\_ports\_bits <float>: read\_port\_bits fillrate in %. positive float number.
- read\_ports\_ips <float>: read\_port\_ips fillrate in %. positive float number.

- reg <float>: reg fillrate in %. positive float number.
- uram <float>: bram fillrate in %. positive float number.
- write\_ports\_bits <float>: write\_port\_bits fillrate in %. positive float number.
- write\_ports\_ips <float>: write\_port\_ips fillrate in %. positive float number.
- zc\_trace\_bits <float>: zc\_trace\_bits fillrate in %. positive float number.
- zcei mess in <float>: zcei mess in fillrate in %. positive float number.
- zcei\_mess\_out <float>: zcei\_mess\_out fillrate in %. positive float number.
- zrm ports <float>: zrm ports fillrate in %. positive float number.
- zrm slots <float>: zrm slots fillrate in %. positive float number.
- zview bits <float>: zview bits fillrate in %. positive float number.
- -max\_number\_of\_modules <float>: Represents the maximum number of modules can be used in case of AUTO mode. Should be a positive integer, or 0.5. When compiling for ZS4 HW it is possible to specify 0.5 to map the design on a half-module. positive float number.
- -mode <AUTO | FULL>: Specifies design\_size configuration mode. enables automatic zcore, generation, FULL full target
- -number\_of\_modules <float>: Specifies maximum number of modules to be used. Should be a positive integer, or 0.5. When compiling for ZS4 HW it is possible to specify 0.5 to map the design on a half-module. positive float number.
- -resource\_margin <float>: Specifies margin for design size estimation. positive float number.
- -resource\_margin\_details
   <brane=float,dsp=float,fwc\_bit=float,fwc\_ip=float,lut=float
   t,lut6=float,qiwc\_bit=float,ramlut=float,read\_ports\_bits=
   float,read\_ports\_ips=float,reg=float,uram=float,write\_por
   ts\_bits=float,write\_ports\_ips=float,zc\_trace\_bits=float,z
   cei\_mess\_in=float,zcei\_mess\_out=float,zrm\_ports=float,zrm
   slots=float,zview\_bits=float>: Specify\_margin\_for\_design\_size

lu qi	timation for the specified resource type Available resources types are: lut, t6, bram, reg, dsp, ramlut, fwc_bit, fwc_ip, wcread_port_bits, write_port_bits, zcei_mess_out, _trace_bits, zview_bits, zrm_slots, zrm_ports.
	bram <float>: bram fillrate in %. positive float number.</float>
	dsp <float>: dsp fillrate in %. positive float number.</float>
	<pre>fwc_bit <float>: fwc_bit fillrate in %. positive float number.</float></pre>
	<pre>fwc_ip <float>: ramlut fillrate in %. positive float number.</float></pre>
	lut <float>: lut fillrate in %. positive float number.</float>
	lut6 <float>: lut6 fillrate in %. positive float number.</float>
	qiwc_bit <float>: qiwc_bit fillrate in %. positive float number.</float>
	ramlut <float>: ramlut fillrate in %. positive float number.</float>
	<pre>read_ports_bits <float>: read_port_bits fillrate in %. positive float number.</float></pre>
	<pre>read_ports_ips <float>: read_port_ips fillrate in %. positive float number.</float></pre>
	reg <float>: reg fillrate in %. positive float number.</float>
	uram <float>: bram fillrate in %. positive float number.</float>
	<pre>write_ports_bits <float>: write_port_bits fillrate in %. positive float number.</float></pre>
	<pre>write_ports_ips <float>: write_port_ips fillrate in %. positive float number.</float></pre>
	<pre>zc_trace_bits <float>: zc_trace_bits fillrate in %. positive float number.</float></pre>
	<pre>zcei_mess_in <float>: zcei_mess_in fillrate in %. positive float number.</float></pre>
	<pre>zcei_mess_out <float>: zcei_mess_out fillrate in %. positive float number.</float></pre>
	<pre>zrm_ports <float>: zrm_ports fillrate in %. positive float number.</float></pre>
	zrm slots <float>: zrm slots fillrate in %. positive float number.</float>

☐ zview\_bits <float>: zview\_bits fillrate in %. positive float number.

#### Constraint(s)

- -number\_of\_modules cannot be used with any of the following options:
  -mode
- -number\_of\_modules cannot be used with any of the following options:
  -max\_number\_of\_modules

At least one of the options should be used

## Note(s)

- The -mode option could not be used with the -number\_of\_modules option.
- -mode AUTO does not imply the automatic core partitioning. It must be enabled explicitly by 'clustering -system auto core generation true'

## Example(s)

```
design_size -resource_margin_details {1ut=20}
design size -resource margin 15
```

## 22.4 pbuild

### **Detailed Description**

- -user\_script #filename: Specify filename. Mutually exclusive from all other options.
- -advanced\_command\_file #filename: Specify advanced command file for pBuild
- -advanced\_command {<pBuild\_command>}: Specify any pBuild command

# 23 Timing

## This section describes the following UTF commands:

- timing\_analysis
- timing\_constraint
- set\_false\_path\_from
- set\_false\_path\_to
- set\_global\_false\_path

## 23.1 timing\_analysis

#### **Description**

Specify timing analysis options

```
timing_analysis [-advanced_async_set_reset_analysis <bool>] [-
advanced_command <string>] [-constraints_input_file <file>] [-
delay_min_zfilter_skew <int>] [-fpga_advanced_command <string>] [-
fpga_advanced_command_file <file>] [-post_fpga
<SKEW|FILTER|NONE|BACK_ANNOTATED>] [-post_fpga_placement <bool>] [-
pre_fpga <LINEAR_DELAY_MODEL|CONSTANTS_BASE_DELAY_MODEL>] [-
report_input_file <file>] [-use_hdl_names <bool>]
```

## Option(s)

- -advanced\_async\_set\_reset\_analysis <bool>: Enables advanced asynchronous set/reset analysis mode (adds asynchronous path into account at multi-cycle path analysis). Default value: False.
- -advanced\_command <string>: Specify any legacy zTime command.
  command
- -constraints\_input\_file <file>: Specify filename with zTime constraints.
- -delay\_min\_zfilter\_skew <int>: Specify the minimum delay (in [ps]) between filter to skew. Default: 40000. non-negative integer number.
- -fpga\_advanced\_command <string>: Command for zFpgaTiming. \_command
- -fpga advanced command file <file>: Command for zFpgaTiming.
- -post\_fpga <SKEW|FILTER|NONE|BACK\_ANNOTATED>:
  - ☐ SKEW: Enable the skew time update computation. Valid values: SKEW | Skew | skew
  - ☐ FILTER: Enable the filter time update computation. Valid values: FILTER | Filter | filter

- □ NONE: Disable the timing analysis. Valid values: NONE | None | none
- BACK\_ANNOTATED: Enable SDF timing analysis and disable SKEW and FILTER timing analysis. Valid values:

  BACK\_ANNOTATED|Back\_Annotated|back\_annotated
- -post\_fpga\_placement <bool>: Enable/disable the place timing analysis after the ZTIME ANALYSE PLACE phase. Default: false.
- -pre\_fpga <LINEAR\_DELAY\_MODEL | CONSTANTS\_BASE\_DELAY\_MODEL>: enables lut/fanout based delay model in **zTime** pre fpga CONSTANTS\_BASE\_DELAY\_MODEL is the default value which disables the pre fpga timing analysis.
- -report\_input\_file <file>: Specify filename with zTime report commands.
- -use\_hdl\_names <bool>: Enable/disable the usage of HDL names in **zTime** report. Default: false.

### Constraint(s)

## 23.2 timing\_constraint

#### **Description**

Specify timing constraints for zTime

```
timing_constraint [-command <SET_FALSE_PATH>] [-from_match <string>]
[-from_match_alias <string>] [-global_match <string>] [-to_match
<string>] [-to match alias <string>] [-verbose <bool>]
```

## Option(s)

- -command <SET\_FALSE\_PATH>: Specify false path constraints and port/ instance/alias name (currently wild card patterns are based, case sensitive) to or from which all paths should be considered as false paths is taken in argument.
- -from\_match <string>: Matching pattern of ports/instances from which all paths should be considered as false paths.
- -from\_match\_alias <string>: Matching pattern of aliases from which all paths should be considered as false paths.
- -global\_match <string>: Matching pattern of aliases and wires on which all paths should be considered as false paths.
- -to\_match <string>: Matching pattern of ports/instances to which all paths should be considered as false paths.
- -to\_match\_alias <string>: Matching pattern of aliases to which all paths should be considered as false paths.
- -verbose <bool>: Display the name of false paths found.

## Constraint(s)

## 23.3 set\_false\_path\_from

#### **Description**

This command is used to specify false path constraints

```
set_false_path_from [-case_sens <bool>] [-ins <string>] [-match
<string>] [-match_alias <string>] [-match_ins <string>] [-match_port
<string>] [-match_wire <string>] [-port <string>] [-verbose <bool>]
```

### Option(s)

- -case sens <bool>: Matching pattern is case sensitive.
- -ins <string>: Specifies the name of the FPGA instance in zCoreBuild generated EDIF file of the FPGA instance
- -match <string>: Matching pattern using the form Ins\_pattern/ Port pattern.
- Matching pattern using the form Ins pattern/Port pattern
- -match alias <string>: Matching alias name. alias name
- -match\_ins <string>: Matching pattern for FPGA instance name. pattern for FPGA instance name
- -match port <string>: Matching port name pattern. port name pattern
- -match\_wire <string>: Matching wire name. wire name
- -port <string>: Specifies FPGA port name. port name
- -verbose <bool>: Displays the name of false paths found.

## Constraint(s)

At least one of the options should be used

### Note(s)

This command is used to specify false path constraints. All paths starting from this port should be considered as false paths. This port is defined with the '-port=<Port\_name>' argument. If it is not a primary port then the '-ins=<Ins\_name>' argument must be provided to specify the name of the FPGA instance of the port. Port name and instance name can be specified directly with the '-port=<Port\_name>' and '-ins=<Ins\_name>' arguments or with wild cards with '-match\_port=<Pattern\_port>' and '-match\_ins=<Pattern\_ins>'. **zTime** supports Unix wild cards. Alternatively the '-match' option can be used to specify a match pattern like Ins\_pattern/Port\_pattern.

## 23.4 set\_false\_path\_to

#### **Description**

This command is used to specify false path constraints.

### Option(s)

- -case sens <bool>: Matching pattern is case sensitive.
- -ins <string>: Specifies the name of the FPGA instance in zCoreBuild generated EDIF file. of the FPGA instance
- -match <string>: Matching pattern using the form Ins\_pattern/ Port pattern.
- -match alias <string>: Matching alias name. alias name
- -match\_ins <string>: Matching pattern for FPGA instance name. pattern for FPGA instance name
- -match port <string>: Matching port name pattern. port name pattern
- -match\_wire <string>: Matching wire name. wire name
- -port <string>: Specifies FPGA port name. port name
- -verbose <bool>: Displays the name of false paths found.

## Constraint(s)

At least one of the options should be used

#### Note(s)

This command is used to specify false path constraints. All paths ending on this port

should be considered as false paths. This port is defined with the '-port=<Port\_name>' argument. If it is not a primary port, i.e not in IF FPGA, then the '-ins=<Ins\_name>' argument must be provided to specify the name of the FPGA instance of the port. Port name and instance name can be specified directly with the '-port=<Port\_name>' and '-ins=<Ins\_name>' arguments or with wild cards with '-match\_port=<Pattern\_port>' and '-match\_ins=<Pattern\_ins>'. This command supports Unix wild cards. Alternatively the '-match' option can be used to specify a match pattern like Ins pattern/Port pattern.

## 23.5 set\_global\_false\_path

#### **Detailed Description**

Specifies global false path constraints to a given node

## **Usage**

```
set global false path [-match=<string>]
```

This command is used to specify global false path constraints on each port and wire names that match a given pattern.

This command supports Unix wild cards. The '-match' option is used to specify a match pattern.

- -match=<string>: Matching pattern using the form Ins\_pattern/
  Port pattern
- -case\_sens=<bool>: Matching pattern is case sensitive
- -verbose=<bool>: Displays the name of false paths found

set\_global\_false\_path

## 24 Transactors

This section describes the following UTF commands:

- scemi
- xtors
- zcei
- zemi3
- zemi4

## 24.1 scemi

#### **Detailed Description**

SCEMI transactor options

- -module {list of scemi transactors modules}
- -instance <xmr path to xtor> (at least one of)[ -debug <bool>|-edge enable <bool>|-disable <xmr to signal> ]
- -debug <bool>: Specifies whether visibility must be added inside the transactor or not
- -edge\_enable <bool>: Specifies whether flops initially synchronized by the input zcei clock are updated with an edge enable block around
- -disable <xmr to signal>: Provides a signal that disables the transactor when it is 0
- -time\_stamp [no|uctrl|ctrl]: Timestamp mode: no timestamp/ uncontrolled timestamp/controlled timestamp
- -time stamp clk <xmr path to clock>
- -advanced\_synth\_command\_file <filename>: Where filename is transactor is specific to global hcsrc commands file name

#### Note

-advanced\_synth\_command\_file must be used with -module, and should not be used with -instance.

## **24.2 xtors**

#### **Description**

Marks instance as Xtor

```
xtors [-add <string>] [-add_xtor_path <string>] [-mapping_script
<string>] [-type <string>] [-use zebu ip root <bool>]
```

## Option(s)

- -add <string>: Specify the instance which is marked as Xtor. the instance which is be marked as Xtor.
- -add xtor path <string>: Add path to transactor.
- -mapping script <string>: Specify transactor defmapping.
- -type <string>: Specify the type of Xtor (now support only zemi3).
- -use zebu ip root <bool>: Use ZEBU\_IP\_ROOT to locate transactors.

#### Constraint(s)

## 24.3 zcei

zcei args

#### **Detailed Description**

ZCEI transactor options

- -module {list\_of\_zcei\_transactors\_modules}
- -instance <xmr path to xtor>: (at least one of) [ -debug <bool>|-edge\_enable <bool>|-disable <xmr to signal> ]
- -debug <bool>: Specifies whether visibility must be added inside the transactor or not
- -edge\_enable <bool>: Specifies whether flops initially synchronized by the input zcei clock are updated with an edge enable block around
- -disable <xmr to signal>: Provides a signal that disables the transactor when it is 0
- -advanced\_synth\_command\_file <filename>: Where filename is xtor specific global hcsrc commands file name

#### Note

-advanced\_synth\_command\_file must be used with -module, and should not be used with -instance.

## 24.4 zemi3

#### **Description**

ZEMI-3 transactor options

```
zemi3 [-advanced synth command file <file>] [-
all tf args are automatic <bool>] [-allow mixed design clocks <bool>]
[-allow streaming <bool>] [-async reset init <bool>] [-
auto flush interval <int>] [-buffered out ports default width <int>]
[-buffered out ports disable <book] [-buffered out ports regardless
<bool>] [-debug <bool>] [-debug zemi behav <bool>] [-default cclk
<string>] [-disable <string>] [-disable all xtors <bool>] [-
do profiling <bool>] [-edge enable <bool>] [-emit initial <bool>] [-
exports excluded from back to back <list>] [-
external controlled clocks <list>] [-hard max in port width <int>] [-
hard max out port width <int>] [-instance <list>] [-
max clocked loop iterations <int>] [-max in port width <int>] [-
max loop iterations <int>] [-max out port width <int>] [-
merge multiple comb writers <bool>] [-module <list>] [-
optimize dpi constant args <bool>] [-port optimization mode
<0|1|2|3>] [-port width slop percent <int>] [-profile counters width
<int>] [-protolink <bool>] [-reduce control paths <bool>] [-
resolve events globally <bool>] [-sample clock mode <bool>] [-
start in back to back <bool>] [-streaming is default <bool>] [-
support dollar display <bool>] [-task streaming is default <bool>] [-
timestamp <bool>] [-transform latch <bool>] [-
treat warnings as errors <bool>]
```

## Option(s)

- -advanced\_synth\_command\_file <file>: filename is transactor specific
  global hcsrc commands file name.
- -all\_tf\_args\_are\_automatic <bool>:
   all tf args are automatic.

- -allow\_mixed\_design\_clocks <bool>:
   allow mixed design clocks.
- -allow streaming <bool>: allow streaming.
- -async reset init <bool>: -async reset init is a global option.
- -auto flush interval <int>: positive integer number.
- -buffered\_out\_ports\_default\_width <int>: positive integer number.
- -buffered\_out\_ports\_disable <bool>:
  buffered out ports disable.
- -buffered\_out\_ports\_regardless <bool>:
  buffered out ports regardless.
- -debug <bool>: Specifies whether visibility must be added inside the transactor or not.
- -debug zemi behav <bool>: debug zemi behav.
- -default\_cclk <string>: xmr to signal that is connected to zceiClockport. to signal that is connected to zceiClockport
- -disable <string>: Provides a signal that disables the transactor when it is0. to signal
- -disable\_all\_xtors <bool>: -disable\_all\_xtors is a global option which provides a disable signal for each transactor instance. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -do profiling <bool>: do profiling.
- -edge\_enable <bool>: Specifies whether flops initially synchronized by the input zcei clock are updated with an edge enable block around.
- -emit initial <bool>: emit initial.
- -exports\_excluded\_from\_back\_to\_back <list>
  list of export DPI excluded from back to back mode.
- -external\_controlled\_clocks <list>:
   list\_of\_external\_controlled\_clocks.
- -hard\_max\_in\_port\_width <int>: positive integer number.
- -hard\_max\_out\_port\_width <int>: positive integer number.

- -instance <list>: list of instances.
- -max clocked loop iterations <int>: positive integer number.
- -max in port width <int>: positive integer number.
- -max loop iterations <int>: positive integer number.
- -max out port width <int>: positive integer number.
- -merge\_multiple\_comb\_writers <bool>:
   merge multiple comb writers.
- -module <list>: list of transactors modules.
- -optimize\_dpi\_constant\_args <bool>: optimize dpi constant args is a global option.
- -port optimization mode <0 | 1 | 2 | 3>: Specify port optimization mode.
  - ☐ |1|2|3 0 for AREA OPT
  - ☐ 1 for THROUGHPUT OPT
  - ☐ 2 for LATENCY OPT
  - ☐ 3 for DEFAULT OPT
- -port\_width\_slop\_percent <int>: positive integer number.
- -profile\_counters\_width <int>: positive integer number.
- -protolink <bool>: protolinks.
- -reduce control paths <bool>: reduce control paths.
- -resolve\_events\_globally <bool>: -resolve\_events\_globally is a global option.
- -sample clock mode <bool>: -sample clock mode is a global option.
- -start\_in\_back\_to\_back <bool>: start in back to back.
- -streaming is default <bool>: streaming is default.
- -support\_dollar\_display <bool>: support \$DISPLAY.
- -task\_streaming\_is\_default <bool>:
  task streaming is default.
- -timestamp <bool>: -timestamp can be used with or without -module.

- -transform latch <bool>: transform latch.
- -treat\_warnings\_as\_errors <bool>: treat\_warnings\_as\_errors is a global option.

#### Constraint(s)

- -emit initial can only be used with -module
- global options cannot be combined with -instance | -module options
- -advanced\_synth\_command\_file can only be used with -module
- check for mandatory combinations of options
- -advanced\_synth\_command\_file cannot be used with any of the following options: -instance
- -instance cannot be used with any of the following options:
  - □ -allow\_streaming
  - $\square$  -start in back to back
  - ☐ -support dollar display
  - $\square$  -reduce\_control\_paths
  - □ -do\_profiling
  - □ -streaming\_is\_default
  - -task\_streaming\_is\_default
  - $\Box$  -emit initial
  - ☐ -hard max out port width
  - □ -hard max in port width
  - -auto\_flush\_interval
  - -buffered\_out\_ports\_disable
  - $\label{eq:cont_ports_default_width} \square \ \ -buffered\_out\_ports\_default\_width$
  - $\square$  -buffered\_out\_ports\_regardless
  - □ -port\_optimization\_mode

```
-profile counters width
  -max out port width
  -max in port width
  □ -port width slop_percent
  -all tf args are automatic
  \Box -external controlled clocks
  -allow mixed design clocks
  -exports excluded from back to back
  □ -max loop iterations
  -max clocked loop iterations
  ☐ -merge multiple comb writers
  □ -transform_latch
  -debug zemi behav
  □ -default cclk
  ☐ -sample clock mode
  ☐ -timestamp
  -protolink
  -sample clock opt

☐ -rt diag

  □ -rt config
  ☐ -resolve events globally
  -async reset init
  -optimize dpi constant args
  -treat warnings as errors
■ -sample clock mode cannot be used with any of the following options:
  -sample clock opt
```

- The '-instance' option should be used with at least one of the following options: -debug | -edge enable | -disable
- The -instance option cannot be used with any of the following options: -advanced\_synth\_command\_file

#### Note(s)

- -advanced\_synth\_command\_file must be used with -module, and should not be used with -instance
- Usage for the -instance option:
  - -instance is only valid with -debug | -edge\_enable | -disable, other options cannot be used with -instance
- -default\_cclk </tt> can be used either with -module in which case it refers to specific modules, or without -module in which case it refers to all transactors defined until now.

## 24.5 zemi4

#### **Description**

ZEMI4 transactor options

This command is deprecated. You can use the simxl command.

```
zemi4 [-advanced synth command file <file>] [-
all tf args are automatic <bool>] [-allow mixed design clocks <bool>]
[-allow streaming <bool>] [-async reset init <bool>] [-
auto flush interval <int>] [-buffered out ports default width <int>]
[-buffered out ports disable <book] [-buffered out ports regardless
<bool>] [-debug <bool>] [-debug zemi behav <bool>] [-default cclk
<string>] [-disable <string>] [-disable all xtors <bool>] [-
do profiling <bool>] [-edge enable <bool>] [-emit initial <bool>] [-
exports excluded from back to back <list>] [-
external controlled clocks <list>] [-hard max in port width <int>] [-
hard max out port width <int>] [-instance <list>] [-
max clocked loop iterations <int>] [-max in port width <int>] [-
max loop iterations <int>] [-max out port width <int>] [-
merge multiple comb writers <bool>] [-module <list>] [-
optimize dpi constant args <bool>] [-port optimization mode
<0|1|2|3>] [-port width slop percent <int>] [-profile counters width
<int>] [-protolink <bool>] [-reduce control paths <bool>] [-
resolve events globally <bool>] [-sample clock mode <bool>] [-
start in back to back <bool>] [-streaming is default <bool>] [-
support dollar display <bool>] [-task streaming is default <bool>] [-
timestamp <bool>] [-transform latch <bool>] [-
treat warnings as errors <bool>]
```

## Option(s)

- -advanced\_synth\_command\_file <file>: filename is a transactor specific global hcsrc commands file name.
- -all\_tf\_args\_are\_automatic <bool>:
   all\_tf\_args\_are\_automatic.

- -allow\_mixed\_design\_clocks <bool>:
   allow mixed design clocks.
- -allow streaming <bool>: allow streaming.
- -async reset init <bool>: -async reset init is a global option.
- -auto flush interval <int>: positive integer number.
- -buffered\_out\_ports\_default\_width <int>: positive integer number.
- -buffered\_out\_ports\_disable <bool>:
  buffered\_out\_ports\_disable.
- -buffered\_out\_ports\_regardless <bool>:
  buffered out ports regardless.
- -debug <bool>: Specifies whether visibility must be added inside the transactor or not.
- -debug zemi behav <bool>: debug zemi behav.
- -default\_cclk <string>: xmr to signal that is connected to zceiClockport. to signal that is connected to zceiClockport
- -disable <string>: Provides a signal that disables the transactor when it is0. to signal
- -disable\_all\_xtors <bool>: -disable\_all\_xtors is a global option which provides a disable signal for each transactor instance. Valid values: 0 | 1 | f | false | n | no | t | true | y | yes (case insensitive)
- -do profiling <bool>: do profiling.
- -edge\_enable <bool>: Specifies whether flops initially synchronized by the input ZCEI clock are updated with an edge enable block around.
- -emit\_initial <bool>: emit\_initial.
- -exports\_excluded\_from\_back\_to\_back <list>
  list\_of\_export\_DPI\_excluded\_from\_back\_to\_back\_mode.
- -external\_controlled\_clocks <list>:
   list\_of\_external\_controlled\_clocks.
- -hard\_max\_in\_port\_width <int>: positive integer number.
- -hard max out port width <int>: positive integer number.

- -instance <list>: list of instances.
- -max clocked loop iterations <int>: positive integer number.
- -max in port width <int>: positive integer number.
- -max loop iterations <int>: positive integer number.
- -max out port width <int>: positive integer number.
- -merge\_multiple\_comb\_writers <bool>:
   merge multiple comb writers.
- -module <list>: list of transactors modules.
- -optimize\_dpi\_constant\_args <bool>: optimize dpi constant args is a global option.
- -port optimization mode <0|1|2|3>: Specify port optimization mode.
  - $\square$  |1|2|3 0 for AREA OPT
  - ☐ 1 for THROUGHPUT OPT
  - ☐ 2 for LATENCY\_OPT
  - ☐ 3 for DEFAULT\_OPT
- -port\_width\_slop\_percent <int>: positive integer number.
- -profile\_counters\_width <int>: positive integer number.
- -protolink <bool>: protolinks.
- -reduce control paths <bool>: reduce control paths.
- -resolve\_events\_globally <bool>: -resolve\_events\_globally is a global option.
- -sample\_clock\_mode <bool>: -sample\_clock\_mode is a global option.
- -start\_in\_back\_to\_back <bool>: start in back to back.
- -streaming is default <bool>: streaming is default.
- -support\_dollar\_display <bool>: support \$DISPLAY.
- -task\_streaming\_is\_default <bool>:
  task streaming is default.
- -timestamp <bool>: -timestamp can be used with or without -module.

- -transform latch <bool>: transform latch.
- -treat\_warnings\_as\_errors <bool>: treat\_warnings\_as\_errors is a global option.

#### Constraint(s)

- -emit initial can only be used with -module
- global options cannot be combined with -instance|-module options
- -advanced\_synth\_command\_file can only be used with -module
- check for mandatory combinations of options
- -advanced\_synth\_command\_file cannot be used with any of the following options: -instance
- -instance cannot be used with any of the following options:
  - -allow streaming
  - $\square$  -start in back to back
  - ☐ -support dollar display
  - $\Box$  -reduce control paths
  - ☐ -do profiling
  - ☐ -streaming is default
  - ☐ -task streaming is default
  - ☐ -emit initial
  - $\square$  -hard\_max\_out\_port\_width
  - □ -hard\_max\_in\_port\_width
  - □ -auto flush interval
  - ☐ -buffered out ports disable
  - ☐ -buffered out ports default width
  - ☐ -buffered out ports regardless
  - ☐ -port optimization mode

```
-profile counters width
  -max out port width
  -max in port width
  □ -port width slop_percent
  -all tf args are automatic
  \Box -external controlled clocks
  -allow mixed design clocks
  -exports excluded from back to back
  □ -max loop iterations
  -max clocked loop iterations
  ☐ -merge multiple comb writers
  \Box -transform_latch
  -debug zemi behav
  □ -default cclk
  ☐ -sample clock mode
  -timestamp
  -protolink
  -sample clock opt

☐ -rt diag

  □ -rt config
  ☐ -resolve events globally
  -async reset init
  -optimize dpi constant args
  -treat warnings as errors
■ -sample clock mode cannot be used with any of the following options:
  -sample clock opt
```

### Note(s)

- -advanced\_synth\_command\_file must be used with -module, and should not be used with -instance
- Usage for the -instance option:
  - -instance is only valid with -debug | -edge\_enable | -disable, other options cannot be used with -instance
- -default\_cclk </tt> can be used either with -module in which case it refers to specific modules, or without -module in which case it refers to all transactors defined until now.