FPGA Synthesis Collection Index

Symbols annotated properties for analyst 1416 (Ref) ALLOWNESTEDBLOCKCOMMENTSTA .sar file 1417 (Ref) RT__ directive 476 (CmdRef) .sdc file 1405 (Ref) _conv.prj file 258 (UG) .sfp file 1406 (Ref) _conv.sdc file 258 (UG) .srd file 1417 (Ref) _est.srr file 1414 (Ref) .srm file 1417 (Ref) _SEARCHFILENAMEONLY_ directive 474 .srp file 1417 (Ref) (CmdRef) .srr file 1421 (Ref) _ta.srm file 1419 (Ref) See log file ! character, find command 235 (CmdRef) watching selected information 1276 (Ref) ? wildcard .srs file 1417 (Ref) Timing Analyzer 539 (CmdRef) initial values (Verilog) 1539 (Ref) .* connection (SystemVerilog) 249 See srs file (HDLRef) .sv file 1406 (Ref) .adc file 465 (UG), 1404 (Ref) SystemVerilog source file 1407 (Ref) .areasrr file 1413 (Ref) .ta file See timing report file 1419 (Ref) .cdc file examples 3374 (AttrRef) .tcl file specifying attributes and directives 119 input 1406 (Ref) (UG) output 1419 (Ref) .edf file 2108 (Ref) See also Tcl files 1419 (Ref) .est file 1414 (Ref), 666 (CmdRef) .v file 1407 (Ref) .fse file 1414 (Ref) .vhd file 1407 (Ref) .info file 1414 (Ref) .ini file 1405 (Ref) .vhm file 1420 (Ref), 1762 (Ref), 2172 (Ref) parallel jobs 760 (UG) .vm file 1420 (Ref), 1763 (Ref) .lpf file 1890 (Ref), 1892 (Ref) .xnf file (Xilinx). See xnf file (Xilinx) .name connection (SystemVerilog) 248 `ifdef 128 (HDLRef) (HDLRef) \$bits system function 262 (HDLRef) .ndf file 2108 (Ref) .nrf file 1405 (Ref) Numerics .opt file 3rd party vendor tools input 1405 (Ref) invoking 777 (UG) output 1415 (Ref) 64-bit mapping 449 (CmdRef) .prj file 1405 (Ref) .sap

| A | adjust pin view (Design Planner) 980 (UG) |
|---|---|
| aborting a synthesis run 505 (CmdRef) About this program command 603 | Adjust Pin View command 662 (CmdRef) Advanced Synthesis using 576 (UG) |
| (CmdRef), 59 (DebugRef) Achronix attributes 1764 (Ref) directives 1764 (Ref) | advanced_synthesis effect on syn_macro and syn_user_instance 3741 (AttrRef) advanced_uram_features_on 152 (CmdRef) |
| initial values 1717 (Ref) Speedster22iHD 1753 (Ref) technologies 1693 (Ref) | aggregate expressions 187 (HDLRef) Align Regions command 661 (CmdRef) |
| ACTgen macros 2048 (Ref) | all keyword, VHDL 2008 441 (HDLRef) |
| activation command 18 (DebugRef) activations auto-saving 4299 (DebugUG) loading 4299 (DebugUG) saving 4298 (DebugUG) | Allow Docking command 1277 (Ref) alsloc 3393 (AttrRef) alspin 3397 (AttrRef) bus port pin numbers 2044 (Ref) alspreserve 3401 (AttrRef) |
| adc constraints 465 (UG) adc file creating 465 (UG) object names 469 (UG) | Alt key column editing 51 (UG) mapping 426 (UG) |
| adc file (analysis design constraint) 1404 (Ref) | Alt key, selecting columns in Text Editor 1286 (Ref) |
| adc file, using 463 (UG) | altera_io_powerup attribute 3405 (AttrRef) altera_logiclock_location attribute 3409 (AttrRef) |
| include tcl argument 26 (CmdRef) Add Implementation command 424 (CmdRef) | altera_logiclock_size attribute 3413 (AttrRef) |
| Add P&R Implementation command 626 (CmdRef) | altpll component declaration files 1862 (Ref) constraints 1863 (Ref) |
| Add Place & Route Options File command 628 (CmdRef) | using 1862 (Ref) altshift_tap, set implementation style 515 |
| Add Place and Route Job command 626 (CmdRef) | (UG) ALTSYNCRAM for LPMs 522 (UG) |
| Add Source File command 423 (CmdRef) add_file Tcl command 25 (CmdRef) add_folder Tcl command 30 (CmdRef) add_to_collection command 282 (CmdRef) | always blocks Verilog 89 (HDLRef) combinational logic 102 (HDLRef) event control 103 (HDLRef) |
| adder SYNCore 1640 (Ref) adders | flip-flops 107 (HDLRef) level-sensitive latches 108 (HDLRef) multiple event control arguments 89 (HDLRef) |
| SYNCore 1641 (Ref) wide. See wide adders/subtractors. | always_comb (SystemVerilog) 223 (HDLRef) |
| Additional Products command 602 (CmdRef), 59 (DebugRef) | always_ff (SystemVerilog) 227 (HDLRef) |

| always-armed triggering 21 (DebugRef) | set_option synthesis options 1846 (Ref) |
|---|--|
| analysis design constraint file (.adc) 465 (UG), 1404 (Ref) | arrow keys, selecting objects in Hierarchy Browser 1351 (Ref) |
| analysis design constraints design scenarios 464 (UG) | arrow pointers for push and pop 1350 (Ref) |
| analysis design constraints (adc) 463 (UG) | ASICs 1185 (UG) |
| analysis design constraints (adc), using with sdc 465 (UG) | clocking different from FPGA 1190 (UG) converting for FPGA prototyping 1188 (UG) |
| Analyst toolbar 1300 (Ref) | partitioning 1186 (UG) |
| Analyst view traversing hierarchy 337 (UG) | ASICs, converting power considerations 1201 (UG) |
| analyzing netlists (Physical Analyst) 1059 (UG) | UPF file 1202 (UG) |
| annotated properties for analyst | assign_to_region Tcl command 39 (CmdRef) |
| .sap 1416 (Ref) .timing annotated properties (.tap) 1419 (Ref) | assignment operators VHDL 292 (HDLRef) |
| object properties for filtering 230 (CmdRef) | assignment statement combinational logic (Verilog) 104 (HDLRef) |
| append_to_collection command 284 (CmdRef) | level-sensitive latches (Verilog) 108 (HDLRef) |
| archive file (.sar) 1417 (Ref) | VHDL 340 (HDLRef) |
| archive utility _SEARCHFILENAMEONLY_ directive 474 (CmdRef) | asterisk wildcard Find command 355 (UG), 414 (UG) |
| copy tel command 111 (CmdRef) unarchive tel command 111 (CmdRef) using 165 (UG) | asymmetric RAM inferring 1492 (Ref) instantiating as a black box 1519 (Ref) |
| archiving projects 165 (UG) | asymmetric RAM examples 1492 (Ref) |
| area estimation design modules 666 (CmdRef) | asynchronous clock report description 1435 (Ref) generation option 531 (CmdRef) |
| Design Planner regions 667 (CmdRef) warning settings 669 (CmdRef) | asynchronous clocks 76 (DebugRef) |
| area estimation file (.est) 1414 (Ref) | asynchronous sets and resets |
| area estimation, Design Planner 976 (UG) | Verilog 111 (HDLRef) VHDL 353 (HDLRef) |
| area, optimizing 533 (UG) | asynchronous sets/resets |
| areasrr file hierarchical area report 1437 (Ref) | and gated clock conversion 860 (UG) asynchronous state machines |
| arithmetic operators Verilog 14 (HDLRef) | Verilog 121 (HDLRef) VHDL 363 (HDLRef) |
| Arrange VHDL files command 500 (CmdRef) | ATOM mapping, Intel 1777 (Ref) |
| Arria 1843 (Ref) | attr_applied.sdc file 699 (UG) |
| device options 1843 (Ref) | attr_unapplied.sdc file 699 (UG) |
| file format options 1846 (Ref) set_option device options 1845 (Ref) | attributes adding 115 (UG) |

| adding in constraint files 244 (UG) adding in SCOPE 121 (UG) adding in Verilog 117 (UG) adding in VHDL 116 (UG) | flow 605 (UG) using with manual 620 (UG) automatic task declaration 62 (HDLRef) |
|--|---|
| collections 217 (UG) custom 3632 (AttrRef) | В |
| effects of retiming 545 (UG) for FSMs 503 (UG), 567 (UG) | B.E.S.T 430 (UG) |
| global attribute summary 3384 (AttrRef) handling properties 125 (UG) inferring RAM 1453 (Ref) | Back command 417 (CmdRef) backannotation Intel 1127 (UG) |
| Intel 1882 (Ref) pipelining 539 (UG) specifying in the SCOPE spreadsheet 3372 (AttrRef) specifying in the source code 133 (HDLRef) | backslash escaping dot wildcard in Find command 355 (UG), 414 (UG) in Find command (Physical Analyst) 1045 (UG) |
| specifying, overview of methods 3372 (AttrRef) | base synthesis using 577 (UG) |
| syn_assign_to_region 3493 (AttrRef) syn_clock_priority 3531 (AttrRef) | batch mode 6 (UG), 752 (UG), 210 (CmdRef) using find and expand 212 (UG) |
| syn_direct_reset 3557 (AttrRef) syn_hier (on compile points) 617 (UG) | Behavior Extracting Synthesis Technology. See B.E.S.T |
| syn_highrel_ioconnector 3691 (AttrRef) syntax, Verilog 133 (HDLRef) syntax, VHDL 401 (HDLRef) | bit slicing 1013 (UG) legal primitives 1014 (UG) |
| VHDL package 116 (UG) | bit-stream casting 161 (HDLRef) |
| attributes (Achronix) 1764 (Ref) | bit-string literals 416 (HDLRef) |
| attributes (Microsemi) 2050 (Ref) | black 280 (UG) |
| attributes (Xilinx) 2173 (Ref) Attributes demo 1290 (Ref) | black box constraints VHDL 400 (HDLRef) |
| attributes in .cdc file 119 (UG) Attributes panel using SCOPE 189 (UG) | black box directives black_box_pad_pin 3417 (AttrRef) black_box_tri_pins 3423 (AttrRef) syn_black_box 3511 (AttrRef) |
| Attributes panel, SCOPE 313 (CmdRef) | syn_force_seq_prim 3649 (AttrRef) |
| Attributes panel, SCOPE spreadsheet 3372 (AttrRef) | syn_isclock 3717 (AttrRef) syn_resources 3926 (AttrRef) |
| auto constraints 1401 (Ref) Maximize option 1316 (Ref) Maximize option (Constraints tab) 452 (CmdRef) | syn_tco 4013 (AttrRef) syn_tpd 4019 (AttrRef) syn_tristate 4025 (AttrRef) syn_tsu 4037 (AttrRef) |
| auto constraints, using 470 (UG) | black box instantiation |
| Auto route cross probe insts command 1052 (UG) | true dual-port asymmetric RAM 1519 (Ref) |
| AutoConstraint_design_name.sdc 473 (UG) | black boxes 492 (UG), 8 (DebugRef) See also macros, macro libraries adding constraints 496 (UG) |
| automatic compile points compared to manual 586 (UG) | adding constraints in SCOPE 499 (UG) adding constraints in Verilog 498 (UG) |

| adding constraints in VHDL 497 (UG) | WRITE_FIRST mode example 1461 (Ref) |
|--|--|
| continue on error 301 (UG) | block RAMs |
| directives. See black box directives | inferring byte enables examples 1525 |
| EDIF naming consistency 500 (UG) | (Ref) |
| for IP cores 2108 (Ref) for predefined macros (Intel) 1776 (Ref) | Lattice 1894 (Ref) |
| gated clock attributes 850 (UG) | parity bus, Xilinx 2078 (Ref) |
| in synthesized netlist 280 (UG) | syn_ramstyle attribute 2052 (Ref) |
| instantiating in Verilog 492 (UG) | Xilinx single port and dual-port 2078 (Ref) |
| instantiating in VHDL 494 (UG) | |
| instantiating, Verilog 124 (HDLRef) | Block Utilization Map Physical Analyst 1072 (UG) |
| instantiating, VHDL 399 (HDLRef) | |
| internal startup box (Xilinx) 4141 | block-based subprojects |
| (AttrRef) | compared to instance-based 127 (UG) |
| Lattice 1905 (Ref), 1925 (Ref) Microsemi 1985 (Ref) | block-first hierarchical development flow 24 (UG) |
| passing VHDL boolean generics 62 (UG) | blocking-style license queuing 755 (UG) |
| passing VHDL integer generics 63 (UG) | |
| pin attributes 500 (UG) | Blocks |
| prepared component method (Intel) 527 | initial Block 22 (HDLRef) |
| (UG) | blocks |
| setting in hierarchical projects 157 (UG) | defining for hierarchical projects 127 (UG) |
| source code directives 3512 (AttrRef) specifying timing information for Xilinx | JTAG communication 4269 (DebugUG) |
| cores 2108 (Ref) | packing I/O (Xilinx) 2089 (Ref) |
| syn_gatedclk_clock_en directive 3663 | sampling 24 (DebugRef) |
| (AttrRef) | board file |
| timing directives 4019 (AttrRef) | generation 37 (DebugRef) |
| Verilog 124 (HDLRef) | board query 37 (DebugRef) |
| VHDL 399 (HDLRef) Xilinx 2091 (Ref) | bookmarks |
| Xilinx macros 2088 (Ref) | in source files 51 (UG) |
| | using in log files 270 (UG) |
| black_box compile point 592 (UG) | bottom-up design flow |
| black_box_pad_pin directive 3417 (AttrRef) | compile point advantages 584 (UG) |
| black_box_tri_pins directive 3423 (AttrRef) | bottom-up hierarchical synthesis flow 27 |
| Block Inputs Map | (UG) |
| Physical Analyst 1073 (UG) | bottom-up synthesis 769 (UG) |
| block name on end (SystemVerilog) 219 (HDLRef) | boundary scan 34 (DebugRef) |
| block RAM | boundary-scan registers 4272 (DebugUG) |
| dual-port RAM examples 1468 (Ref) | BRAM |
| inferring 1455 (Ref) | debug memory 4318 (DebugUG) |
| mapping ROM (Xilinx) 2079 (Ref) | IICE buffer type 4244 (DebugUG) |
| modes 1451 (Ref) | breaking up large primitives (Synplify |
| NO_CHANGE mode example 1464 (Ref) | Premier) 1013 (UG) |
| RAM with control signals examples 1481 | breakpoint icon |
| (Ref) | color coding 4227 (DebugUG) |
| READ_FIRST mode example 1463 (Ref) | |
| single-port RAM examples 1465 (Ref) | breakpoints activating 4287 (DebugUG) |
| types 1451 (Ref) | activating 4201 (Debugue) |

| activating/deactivating 80 (DebugRef) combined with watchpoints 23 | bus_dimension_separator_style command 390 (CmdRef) |
|---|--|
| (DebugRef) | bus_naming_style command 390 (CmdRef) |
| in folded hierarchy 4226 (DebugUG) instance selection 4227 (DebugUG) | buses |
| listing available 10 (DebugRef) listing instrumented 10 (DebugRef) multiple 22 (DebugRef) searching 41 (DebugRef) | compressed display 591 (CmdRef) enabling bit range display 590 (CmdRef) hiding in flattened Technology views 591 (CmdRef) |
| selecting 4226 (DebugUG) breakpoints command 19 (DebugRef) | INIT values for bits 2118 (Ref) instrumenting partial 4218 (DebugUG) RLOC values for bits 2136 (Ref) |
| browsers 401 (UG) | buttons and options, Project view 1314 |
| buffer | (Ref) |
| sample depth 50 (DebugRef) | By any transition command 418 (CmdRef) |
| buffer types IICE 4244 (DebugUG) | By input transitions command 418 (CmdRef) |
| buffering controlling 557 (UG) | By output transitions command 418 (CmdRef) |
| buffering, Intel 1840 (Ref) | Byteblaster cable settings 41 (DebugRef) |
| buffers | byte-enable RAM |
| clock. See clock buffers | inferring 1525 (Ref) |
| global 4137 (AttrRef) | byte-enable RAM examples 1525 (Ref) |
| global. See global buffers instrumenting restrictions 4217 (DebugUG) | byte-enable RAMs SYNCore 1610 (Ref) |
| output 4131 (AttrRef) | byte-wide write enable RAM |
| BUFG | Intel 1782 (Ref) |
| clock priority (Legacy) 251 (UG) for fanouts 558 (UG) | C |
| BUFGCTRL | c_diff command (collections) 305 (CmdRef) |
| false paths (Legacy) 252 (UG) | c_diff_command, examples 219 (UG) |
| BUFGDLL 2130 (Ref) | c_intersect command (collections) 305 |
| BUFGMUX | (CmdRef) |
| clock priority (Legacy) 251 (UG) | c_intersect command, examples 220 (UG) |
| BUFGMUX_1 inference 2128 (Ref) | c_list command |
| BUFGMUX_CTRL false paths (Legacy) 252 (UG) | different from c_print 221 (UG) example 223 (UG) |
| BUFGMUX/BUFGMUX_1 inference 2090 (Ref), 2128 (Ref) | using 223 (UG) c_print command |
| BUFR clock buffers 2129 (Ref) Build Project command 396 (CmdRef) | different from c_list 221 (UG) using 223 (UG) |
| built-in gate primitives (Verilog) 17 (HDLRef) | c_print command (collections) 305 (CmdRef) |
| bus bundling 591 (CmdRef) | c_sub command (collections) 305 (CmdRef) |
| bus constraints multicycle (Intel) 1876 (Ref) | c_symdiff command (collections) 305 (CmdRef) |
| | |

| c_symdiff command, examples 220 (UG), 245 (CmdRef) | cells enhancing display in Physical Analyst |
|--|---|
| c_union command (collections) 305 (CmdRef) | 1030 (UG) |
| c_union command, examples 219 (UG) | chain command 22 (DebugRef) |
| cable compatibility 40 (DebugRef) | Change File command 423 (CmdRef) |
| cable option settings 26 (DebugRef) | Change Implementation Name command 615 (CmdRef) |
| cable type 4256 (DebugUG) | check boxes, Project view 1314 (Ref) |
| cable type settings | <pre>check_fdc_query command 40 (CmdRef)</pre> |
| Byteblaster 41 (DebugRef) JTAGTech3710 44 (DebugRef) | check_fdc_query Tcl command 40 (CmdRef) |
| Microsemi 45 (DebugRef) | chip regions (Design Planner) 995 (UG) |
| Xilinx parallel 41 (DebugRef) Xilinx USB 42 (DebugRef) | clear command 25 (DebugRef) |
| Xilinxauto 43 (DebugRef) | Clear Parameters command 607 (CmdRef |
| cable types 25 (DebugRef) | Clearbox |
| cables | features 1860 (Ref) |
| connection 4264 (DebugUG) | implementing megafunctions with 666 (UG) |
| callback functions, customizing flow 772 (UG), 774 (UG) | inferring megafunctions 667 (UG) instantiating megafunctions 671 (UG) |
| camera mouse pointer 396 (CmdRef), 8 (DebugRef) | primitives 1861 (Ref) set_option parameters 180 (CmdRef) |
| carry chains inferring 1931 (Ref) | setting options 180 (CmdRef) using 666 (UG) |
| case sensitivity Find command (Tcl) 206 (UG) | client-server configuration 4259 (DebugUG) |
| case sensitivity, Tcl find command 224 (CmdRef) | cliquing 1848 (Ref) clock |
| case statement | sampling 46 (DebugRef) |
| default 3437 (AttrRef) | clock alias 535 (CmdRef) |
| VHDL 315 (HDLRef) casting | clock and path constraints setting 190 (UG) |
| static 161 (HDLRef) | clock as object 535 (CmdRef) |
| casting types 161 (HDLRef) | clock buffering report, log file (.srr) 1424 |
| cck.rpt file (constraint checking report) 1413 (Ref) | (Ref) clock buffers 2130 (Ref) |
| cd command 21 (DebugRef) | assigning resources 3791 (AttrRef) |
| cdc syn_black_box example 42 (UG) syn_keep example 43 (UG) | clock constraints setting 190 (UG) setting (Legacy) 231 (UG) |
| cdc file syntax 119 (UG) | clock conversion report |
| CDPL 786 (UG), 154 (CmdRef) setting 787 (UG) | accessing 817 (UG) analyzing 818 (UG) |
| cell interior display, enabling/disabling 591 (CmdRef) | clock DLLs 2130 (Ref) clock edges (VHDL) 344 (HDLRef) |

| clock enables | Close Project command 397 (CmdRef) |
|---|--|
| inferring registers (Intel) 1778 (Ref) inferring registers (Xilinx) 2080 (Ref) inferring with syn_direct_enable 3552 (AttrRef) | code ignoring with pragma translate off/on 3457 (AttrRef) |
| net assignment 3551 (AttrRef) | CoE. See continue on error 298 (UG) |
| clock frequency goals, tradeoffs using different 767 (UG) | Collapse All command 641 (CmdRef) Collection Commands |
| clock groups Clock Relationships (timing report) 1433 (Ref) effect on false path constraints 204 (UG) clock groups, SCOPE 297 (CmdRef) | get_prop 247 (CmdRef) collection commands c_diff 241 (CmdRef) c_intersect 242 (CmdRef) c_list 243 (CmdRef) c_print 243 (CmdRef) |
| clock option 46 (DebugRef) | c_symdiff 245 (CmdRef) |
| clock paths, ignoring 328 (CmdRef) clock pin drivers, selecting all 1324 (Ref) | c_union 245 (CmdRef) SCOPE 305 (CmdRef) |
| clock pins (Design Planner) 986 (UG) | collections |
| clock priority syn_clock_priority 3531 (AttrRef) | adding attributes to 217 (UG) adding objects 218 (UG) concatenating 218 (UG) |
| clock relationships, timing report 1433 (Ref) | constraints 216 (UG) copying 222 (UG) |
| clock report asynchronous 1427 (Ref) | creating from common objects 218 (UG) creating from other collections 216 (UG) |
| clock skew example (Synplify Premier) 2132 (Ref), 2133 (Ref) | creating in SCOPE 215 (UG) creating in Tcl 217 (UG) |
| clock skew, Xilinx 2143 (Ref) | crossprobing objects 216 (UG) |
| Clock Tree, HDL Analyst tool 1324 (Ref) | definition 214 (UG) diffing 218 (UG) |
| clock trees 455 (UG) | highlighting in HDL Analyst views 221 |
| clocks asynchronous 76 (DebugRef) asynchronous report 1435 (Ref) converting ASIC to FPGA 1190 (UG) declared clock 1429 (Ref) | listing objects 223 (UG) listing objects and properties 221 (UG) listing objects in a file 222 (UG) listing objects in columnar format 221 |
| defining 1324 (Ref) derived clock 1430 (Ref) edge selection 22 (DebugRef) edges in VHDL 344 (HDLRef) | (UG) listing objects with c_list 221 (UG) special characters 220 (UG) Synopsys standard commands 282 (CmdRef) |
| implicit false path 204 (UG) inferred clock 1429 (Ref) on black boxes 3717 (AttrRef) sample 21 (DebugRef) system clock 1430 (Ref) | Tcl window and SCOPE comparison 214 (UG) using Tcl expand command 210 (UG) using Tcl find command 209 (UG) viewing 221 (UG) |
| Clocks panel using SCOPE 188 (UG) | Collections panel using SCOPE 188 (UG) |
| Clocks panel, SCOPE 296 (CmdRef) | Collections panel, SCOPE 304 (CmdRef) |
| Close command 396 (CmdRef), 8 (DebugRef) | color coding |

| Text Editor 1286 (Ref) | Common Distributed Processing Library |
|---|--|
| column editing 51 (UG) | 786 (UG), 154 (CmdRef) |
| com command 25 (DebugRef) | communication cable settings 39 (DebugRef) |
| combination hierarchical synthesis flow 31 (UG) | communications settings 4256 (DebugUG |
| combinational logic always_comb block (SystemVerilog) 223 | companion parts, Stratix, HardCopy 1838 (Ref) |
| (HDLRef) | compilation process 299 (UG) |
| Verilog 101 (HDLRef) VHDL 325 (HDLRef) | Compile Only command 498 (CmdRef) |
| combinational loop errors in state machines 364 (HDLRef) | Compile Physical Hierarchy command 499 (CmdRef) |
| combined data, port types (Verilog) 40 (HDLRef) | compile point constraints editing 643 (CmdRef) forward-annotating (Cyclone, Arria) |
| commands | 1877 (Ref) |
| Add Place & Route Job 626 (CmdRef) Auto route cross probe insts (Physical | compile point types black_box 592 (UG) |
| Analyst) 1052 (UG) Go to Location (Physical Analyst) 1047 (UG) | hard 589 (UG) locked 590 (UG) |
| Hierarchy Browser 641 (CmdRef) | locked,partition 592 (UG) |
| Highlight Visible Net Instances (Physical Analyst) 1063 (UG) | compile points advantages 584 (UG) |
| Markers 1048 (UG) | allowed resources 3467 (AttrRef) |
| menu | analyzing results 618 (UG) |
| See individual command entries | automatic compile point flow 605 (UG) |
| netlist editing 1148 (UG) | automatic timing budgeting 597 (UG) |
| Select Net Instances 1063 (UG) | child 587 (UG) |
| Send Crossprobes when selecting | constraint files 594 (UG) |
| (Physical Analyst) 1052 (UG) set_modules (Tcl) 247 (CmdRef) | constraints for forward-annotation 604 |
| Signal Flow 1035 (UG) | constraints, internal 604 (UG) |
| slice_primitive 1014 (ÚG) | continue on error 304 (UG) |
| Tcl | creating constraint file 616 (UG) |
| See Tcl commands | defined 584 (UG) |
| Tcl collection 240 (CmdRef) | defining in constraint files 613 (UG) |
| Tcl command equivalents 16 (CmdRef) | described 586 (UG) |
| Tcl expand 237 (CmdRef) | fast synthesis 621 (UG) |
| Tcl find 221 (CmdRef) | feature summary 593 (UG) |
| Tcl hooks 774 (UG) | Identify flow 1145 (UG) |
| comma-separated sensitivity list (Verilog) 41 (HDLRef) | incremental synthesis 623 (UG) Intel 1841 (Ref) |
| Comment Code command 403 (CmdRef) | Intel incremental flows 1087 (UG) Lattice 1934 (Ref) |
| commenting out code (Text Editor) 1286 (Ref) | manual compile point flow 609 (UG) Microsemi 2046 (Ref) |
| comments | multiprocessing 622 (UG) |
| source files 51 (UG) | nested 587 (UG) |
| Verilog 95 (HDLRef) VHDL 341 (HDLRef) | optimization 601 (UG), 602 (UG) order of synthesis 601 (UG) |
| | |

| parent 587 (UG) preserving hierarchy for Xilinx Place | _SEARCHFILENAMEONLY_ 474 (CmdRef) |
|--|---|
| and Route 4182 (AttrRef) preserving with syn_hier 617 (UG) | IGNORE_VERILOG_BLACKBOX_GUTS 472 (CmdRef) |
| Quartus II Incremental Compilation 1090 (UG) | UI option 464 (CmdRef) Verilog 470 (CmdRef) |
| resynthesis 603 (UG) setting constraints 616 (UG) | compiler directives (Verilog) specifying 111 (UG) |
| setting type 614 (UG) syn hier 617 (UG) | compiler directives syntax 41 (UG) |
| synthesis process 600 (UG) | compiler errors |
| synthesizing 604 (UG) | continue on error 298 (UG) |
| types 588 (UG) | compiler report, log file (.srr) 1422 (Ref) |
| update compile point timing data 1750 (Ref) updating data (Microsemi) 2031 (Ref) | compilers 7 (UG) TTFP. See TTFP compiler |
| using automatic and manual compile points together 620 (UG) | complex counter 4240 (DebugUG) cycles mode 51 (DebugRef) disabling 4308 (DebugUG) |
| using syn_allowed_resources attribute 618 (UG) Xilinx 2142 (Ref) | events mode 51 (DebugRef) modes 4307 (DebugUG) |
| Xilinx flow 2170 (Ref) Xilinx incremental flows 1116 (UG) | pulsewidth mode 52 (DebugRef) size 4241 (DebugUG) |
| compile points and hierarchical project | watchdog mode 52 (DebugRef) |
| management 22 (UG) Compile Points panel 189 (UG) | complex triggering 47 (DebugRef), 23 (DebugRef) |
| Compile Points panel, SCOPE 316 (CmdRef) | components, VHDL. See VHDL components |
| compile_strategy 150 (CmdRef), 154 (CmdRef) | concurrent signal assignments (VHDL) 321 (HDLRef) |
| compile-point flow Xilinx 1120 (UG) | condition operator VHDL 2008 414 (HDLRef) |
| compile-point synthesis interface logic models 596 (UG) | conditional signal assignments (VHDL) 323 (HDLRef) |
| compile-point synthesis flow defining compile points 613 (UG) | configuration IICE 45 (DebugRef) |
| setting constraints 616 (UG) | configuration statement |
| compiler | VHDL 379 (HDLRef) VHDL generic mapping 379 (HDLRef) |
| loop iteration, loop_limit 3441 (AttrRef) loop iteration, syn_looplimit 3735 (AttrRef) | VHDL multiple entities 381 (HDLRef) VHDL port mapping 380 (HDLRef) |
| compiler directives 38 (UG) | configuration, VHDL declaration 372 (HDLRef) |
| using New Constraint File 40 (UG)ALLOWNESTEDBLOCKCOMMENTS TART 476 (CmdRef) | specification 369 (HDLRef) Configure External Programs command 597 (CmdRef) |
| _SYN_COMPATIBLE_INCLUDEPATH_ | Configure IICE dialog box 4312 (DebugUG) |
| _ 477 (CmdRef) _BETA_FEATURES_ON_ 473 (CmdRef) | IICE Controller tab 22 (DebugRef), 28 (DebugRef) |

| IICE Sampler tab 19 (DebugRef) | automatic. See auto constraints |
|---|---|
| Configure Mapper Parallel Job command 568 (CmdRef) | compile point 594 (UG), 604 (UG) creating in a text editor 243 (UG) |
| Configure Verilog Compiler command 568 (CmdRef) | editing 196 (UG) editing compile point files 643 (CmdRef) |
| Configure VHDL Compiler command 568 (CmdRef) | effects of retiming 545 (UG) fdc and sdc precedence order 1370 (Ref) forward-annotation, Lattice 1696 |
| Configure Watch command 607 (CmdRef) | (Ref), 1890 (Ref), 1984 (Ref), 2058 |
| congestion using estimation report 308 (UG) | (Ref) Intel Max+Plus II 1876 (Ref) Microsemi 2042 (Ref) |
| congestion analysis after logic synthesis using 308 (UG) | options 105 (UG) PLL 1778 (Ref) |
| congestion analysis report 308 (UG) | SCOPE spreadsheet 294 (CmdRef) |
| congestion map controls 1069 (UG) | setting for compile points 616 (UG) tel script examples 768 (UG) |
| connectivity, enabling bit range display 590 (CmdRef) | translating 504 (CmdRef) constraint files (.sdc) |
| console window 24 (DebugRef) operations 25 (DebugRef) | creating 1299 (Ref) constraint priority 1370 (Ref) |
| console window operations 4233 (DebugUG) | <pre>constraint_file Tcl command 45 (CmdRef) constraints</pre> |
| constant function syntax restrictions 86 (HDLRef) | altplls 1863 (Ref) auto constraints. See auto constraints |
| constant function (Verilog 2001) 43 (HDLRef) | automatic. See auto constraints check constraints 500 (CmdRef) |
| constant math function 58 (HDLRef) | defining clocks (Legacy) 227 (UG) defining register delays (Legacy) 228 (UG) |
| extracting from VHDL source code 113 (UG) | FPGA timing 342 (CmdRef) non-DC 1378 (Ref) |
| constants (SystemVerilog) 176 (HDLRef) | priority 1370 (Ref) |
| constants, VHDL 299 (HDLRef) SNS (Selected Name Support) 328 (HDLRef) | report file 1440 (Ref) specifying through points 200 (UG) styles 1369 (Ref) |
| Constraint Check command 1440 (Ref) | translating Intel constraints 124 (CmdRef) |
| constraint checker check_fdc_query command 40 (CmdRef) | translating Intel I/O constraints 245 (UG) |
| constraint checking report 1440 (Ref) | translating with ise2syn 748 (UG) |
| constraint file define_compile_point 392 (CmdRef) define_current_design 393 (CmdRef) syn_connect 207 (CmdRef) syn_create_err_net 208 (CmdRef) | translating Xilinx constraints for logic synthesis 254 (UG) types 188 (UG), 1366 (Ref) types (legacy) 229 (UG) using FDC template command 186 (UG) Vivado flow 1097 (UG) |
| constraint files 1367 (Ref) .sdc 1405 (Ref) applying to a collection 216 (UG) | Constraints panel Implementation Options dialog box 450 (CmdRef) |

| constructs interface 155 (HDLRef), 253 (HDLRef) | syntax 11 (DebugRef) tool 12 (DebugRef) |
|---|--|
| union (SystemVerilog) 157 (HDLRef) context | Copy command 402 (CmdRef), 13 (DebugRef) |
| for object in filtered view 433 (UG) | Copy File command 614 (CmdRef) |
| context declarations VHDL 2008 430 (HDLRef) | Copy Implementation command 615 (CmdRef) |
| context help editor 46 (UG), 1287 (Ref) SystemVerilog 46 (UG) | copy_collection command 285 (CmdRef) copying |
| context of filtered schematic, displaying 1356 (Ref) | for pasting 1307 (Ref), 30 (DebugRef), 32 (DebugRef) |
| context sensitive help using the F1 key 1252 (Ref) | copying image Create Image command 396 (CmdRef), 8 |
| context window (Physical Analyst) 1026 | (DebugRef) |
| (UG) | core cells displaying 689 (CmdRef) |
| context-sensitive popup menus See popup menus | core voltage switch 1838 (Ref) |
| Continue on Error Configure Compile Point Process 571 | core voltage, Stratix III 1838 (Ref), 1867 (Ref) |
| (CmdRef) | CoreGen 2108 (Ref) |
| continue on error 104 (UG), 298 (UG) analyzing errors 300 (UG) compilation 298 (UG) | cores, instantiating in Xilinx designs 2108 (Ref) |
| compile points 304 (UG) reporting 300 (UG) | corruption power domains 1223 (UG) |
| Continue on Error compile point option 571 (CmdRef) | counter compiler SYNCore 1664 (Ref) |
| continuous assignments (Verilog) combinational logic 104 (HDLRef) | counters SYNCore 1665 (Ref) |
| continuous assignments, Verilog | counterwidth option 47 (DebugRef) |
| level-sensitive latches 108 (HDLRef) control panel | CPLD technology Xilinx 2157 (Ref) |
| displaying instances 1688 (Ref) displaying nets 1688 (Ref) | Create Image command 396 (CmdRef), 8 (DebugRef) |
| displaying row sites 1688 (Ref) displaying signal pins 1688 (Ref) | Create Place & Route Options file dialog box 629 (CmdRef) |
| Physical Analyst view 1023 (UG), 1687 (Ref), 1689 (Ref) | Create Sub-project (Design Block) command 631 (CmdRef), 632 |
| control panel (Physical Analyst) 1687 (Ref), 1689 (Ref) | (CmdRef) create_clock timing constraint 343 |
| control-sets, Xilinx 2100 (Ref) | (CmdRef) |
| convenience functions 74 (DebugRef) conventions | create_fdc_template using 186 (UG) |
| design hierarchy 13 (DebugRef) file system 12 (DebugRef) | create_generated_clock timing constraint 345 (CmdRef) |
| symbol 15 (DebugRef) | create_power_domain |

| importance of encoding style 429 (UG) |
|--|
| new HDL Analyst views 357 (UG) |
| paths 426 (UG) |
| Physical Analyst view 1052 (UG) RTL view 424 (UG) |
| schematic views 356 (UG) |
| Technology view 424 (UG) |
| Technology view to Physical Analyst |
| 1057 (UG) |
| Text Editor view 424 (UG) |
| text file example 426 (UG) |
| to FSM Viewer 429 (UG) |
| to place-and-route file 398 (UG) |
| Verilog file 424 (UG) |
| VHDL file 424 (UG) |
| View Cross Probing commands 1052 (UG) |
| within RTL and Technology views 423 |
| (UG) |
| crossprobing (Physical Analyst) |
| auto route crossprobing 1058 (UG) |
| RTL view 1052 (UG), 1056 (UG) |
| Technology view 1052 (UG) |
| |
| crossprobing commands (Synplify Premier) |
| Physical Analyst view 1052 (UG) |
| |
| Ctrl key |
| avoiding docking 1298 (Ref) |
| multiple selection 1295 (Ref) zooming using the mouse wheel 1297 |
| (Ref) |
| |
| current level |
| expanding logic from net 437 (UG) |
| expanding logic from pin 437 (UG) |
| searching current level and below 411 (UG) |
| custom attributes 3632 (AttrRef) |
| custom folders |
| creating 91 (UG) |
| hierarchy management 91 (UG) |
| project_folder Tcl command 123 |
| (CmdRef) |
| ` |
| customer support, Synopsys 1254 (Ref) |
| customization |
| callback functions 772 (UG), 774 (UG) |
| Customize command 568 (CmdRef) |
| customizing |
| project files 575 (CmdRef) |
| |

| Cut command 402 (CmdRef), 13 (DebugRef) | default propagation 334 (HDLRef) |
|---|--|
| cutting (for pasting) 1300 (Ref) | define_attribute 124 (UG) |
| cycles mode | syntax 3373 (AttrRef) |
| complex counter 51 (DebugRef) | define_clock |
| Cyclone 1843 (Ref) device options 1843 (Ref) | forward-annotation, Intel Max+Plus II 1876 (Ref) |
| file format options 1846 (Ref) set_option device options 1845 (Ref) | forward-annotation, Microsemi 2042 (Ref) |
| set_option synthesis options 1846 (Ref) | define_compile_point Tcl 392 (CmdRef) |
| D | define_current_design Tcl 393 (CmdRef) |
| D flip-flop, active-high reset, set (VHDL) asynchronous 354 (HDLRef) synchronous 356 (HDLRef) | define_false_path forward-annotation, Microsemi 2043 (Ref) |
| data block 631 (UG) | using with syn_keep 3722 (AttrRef) |
| data compression 4240 (DebugUG), 4292 (DebugUG), 4305 (DebugUG) masking 4292 (DebugUG) | define_global_attribute summary 3384 (AttrRef) syntax 3373 (AttrRef) |
| data key 631 (UG) | define_input_delay |
| data objects (SystemVerilog) 175 (HDLRef) data type conversion 161 (HDLRef) | forward-annotation with syn_forward_io_constraints 3653 |
| | (AttrRef) forward-annotation, Intel Max+Plus II |
| data types in SystemVerilog parameters 182 | 1876 (Ref) |
| (HDLRef) | define_multicycle_path |
| data types (SystemVerilog) 145 (HDLRef) data types (VHDL) 287 (HDLRef) | forward-annotation, Microsemi 2043 (Ref) |
| data types (VIDL) 207 (IDLNet) | using with syn_keep 3722 (AttrRef) |
| guidelines 340 (HDLRef) | define_output_delay |
| DCM clock priority 3531 (AttrRef) | forward-annotation with syn_forward_io_constraints 3653 |
| DDR register inference Xilinx 2082 (Ref) | (AttrRef) forward-annotation, Intel Max+Plus II 1876 (Ref) |
| DDR3 | |
| memory card for debug 4244 (DebugUG) | define_path_delay forward-annotation, Microsemi 2043 |
| Debugger tool | (Ref) |
| invoking 4282 (DebugUG) | defining I/O standards 314 (CmdRef) |
| debugging on separate machines 4313 (DebugUG) | delay paths POS 334 (CmdRef) |
| performance 4318 (DebugUG) using BRAM 4318 (DebugUG) | Delay Paths panel |
| declared clock 1429 (Ref) | using SCOPE 189 (UG) |
| declaring and assigning objects (VHDL) | Delay Paths panel, SCOPE 310 (CmdRef) |
| 291 (HDLRef) | delays |
| default assignment (VHDL) 361 (HDLRef) | forward annotating 3653 (AttrRef) |
| default enum encoding 113 (UG) | |

| forward-annotating with syn_forward_io_constraints 3653 | design parameters (Verilog) extracting 470 (CmdRef) |
|---|--|
| (AttrRef) Delete all bookmarks command 403 | design plan options 106 (UG) |
| (CmdRef) Delete Region Assignments command | Design Plan Editor 1683 (Ref) |
| 661 (CmdRef) | Design Plan Editor view 1683 (Ref) preserving region resources 994 (UG) |
| Delete Region command 661 (CmdRef) | design plan file |
| Delete Selected Assignments command 661 (CmdRef) | logic synthesis 19 (UG) |
| deleting | design plan file (.sfp) 1406 (Ref) |
| See removing | Design Plan Hierarchical view 1681 (Ref) |
| Demos & Examples 1289 (Ref) | Design Plan Hierarchy view 1681 (Ref) |
| depth option 50 (DebugRef) | Design Plan view 1683 (Ref) |
| derived clock 1430 (Ref) | design plan view file (.srp) 1417 (Ref), 543 (CmdRef) |
| Design Block Properties command (hierarchical project management) 634 (CmdRef) | Design Planner assigning pins 983 (UG) |
| Design Compiler avoiding DesignWare IP black boxes 280 (UG) | creating chip regions 995 (UG) displaying IP core areas 995 (UG) Generation 2 956 (UG) |
| design files writing 89 (DebugRef) | guidelines 955 (UG) logic synthesis 19 (UG) opening 976 (UG) |
| design flow 4199 (DebugUG) customizing with callback functions 772 (UG), 774 (UG) | popup menus 673 (CmdRef) Preferences dialog box 668 (CmdRef) Properties command 663 (CmdRef) |
| design flows | working with SSI devices 1006 (UG) |
| hierarchical project management 22 (UG) | Design Planner (Legacy) 976 (UG) |
| Synplify Premier synthesis 18 (UG) synthesis (Intel) 1772 (Ref) | design planner constraint files (.sfp) creating 1299 (Ref) |
| synthesis (Xilinx) 2060 (Ref) team design 22 (UG) | Design Planner option views 1680 (Ref) |
| design guidelines 532 (UG) | Design Planner tools menu |
| design hierarchy 38 (DebugRef) viewing 364 (UG), 431 (UG) | Preferences command 668 (CmdRef) Show Replicated Assignments command 668 (CmdRef) |
| design hierarchy conventions 13 (DebugRef) | Design Planner view 1680 (Ref) |
| Design Hierarchy view (hierarchical | design planning 976 (UG) |
| project management) 1261 (Ref) Design Hierarchy view (hierarchical | Design Planning panel, Implementation Options dialog box 665 (CmdRef) |
| project management) icons 1262 (Ref) | design size amount displayed on a sheet 398 (UG) |
| Design Intent | design size, schematic sheet |
| achieving best QoR 1197 (UG) achieving fast turnaround 1195 (UG) | setting 1344 (Ref) |
| running place and route 1198 (UG) | design views |

| moving between views 333 (UG), 397 (UG) | directives |
|--|--|
| designs | _SEARCHFILENAMEONLY_ 474 |
| writing instrumented 4208 (DebugUG) | (CmdRef) |
| DesignWare | adding 115 (UG) |
| avoiding black boxes for IP 280 (UG) | adding in Verilog 117 (UG) |
| building blocks 651 (UG) | adding in VHDL 116 (UG) |
| DW_Foundation_Arith package 653 (UG) | beta features 473 (CmdRef) |
| foundation library 651 (UG) | black box 497 (UG), 498 (UG) |
| importing cores 649 (UG) | black box instantiation (VHDL) 399 (HDLRef) |
| license queuing 757 (UG) | for FSMs 503 (UG) |
| minPower library 652 (UG) | handling properties 125 (UG) |
| multiprocessing licenses 653 (UG) | ignore syntax check 472 (CmdRef) |
| number of licenses 653 (UG) | IGNORE VERILOG BLACKBOX GUTS |
| DesignWare options | 472 (CmdRef) |
| VHDL panel 461 (CmdRef), 467 (CmdRef) | Intel 1882 (Ref) |
| device command 31 (DebugRef) | specifying 133 (HDLRef) |
| | specifying for the compiler (Verilog) 470 |
| device ID codes 43 (DebugRef) | (CmdRef) |
| device option | specifying for Verilog compiler 111 (UG) |
| Update Compile Point Timing Data 1750 | syn_state_machine 566 (UG) |
| (Ref) | syn_tco 498 (UG) |
| device options 1751 (Ref), 1952 (Ref) | adding black box constraints 497 (UG) |
| See also implementation options | syn_tpd 498 (UG) |
| CPLDs (Xilinx) 2157 (Ref) | adding black box constraints 497 (UG) syn_tsu 498 (UG) |
| iCE65 Lattice technology 1952 (Ref) | adding black box constraints 497 (UG) |
| Spartan technologies (Xilinx) 2147 (Ref) | syntax, Verilog 133 (HDLRef) |
| Virtex technologies (Xilinx) 2147 (Ref) | syntax, VHDL 401 (HDLRef) |
| device options (Microsemi) 2035 (Ref) | |
| Device panel | directives (Achronix) 1764 (Ref) |
| Conservative Register Optimization 170 | directives (Microsemi) 2050 (Ref) |
| (CmdRef) | directives (Xilinx) 2173 (Ref) |
| Implementation Options dialog box 445 | directives in .cdc file 119 (UG) |
| (CmdRef) | directories |
| device view | changing 21 (DebugRef) |
| Physical Analyst 1691 (Ref) | displaying working 58 (DebugRef) |
| dh_module_sources Tcl command 63 | instrumentation 4232 (DebugUG) |
| (CmdRef) | directory |
| dialog boxes | examples delivered with synthesis tool |
| Configure IICE 4312 (DebugUG) | 9 (UG) |
| Enhanced Instance Display 689 (CmdRef) | disable I/O insertion (Lattice) 1933 (Ref) |
| Find Object (Physical Analyst) 699 | |
| (CmdRef) | Disable Sequential Optimizations (Xilinx) |
| Implementation Options 444 (CmdRef) | 2141 (Ref) |
| Physical Analyst Properties 697 (CmdRef) | disabling sequential optimizations 168 |
| Region Properties 663 (CmdRef) | (CmdRef) |
| Replicated Assignments 668 (CmdRef) | display settings |
| Resolve Selection 703 (CmdRef) | Project view 575 (CmdRef) |
| diff_term attribute 3431 (AttrRef) | |

| Dissolve Instances command 1359 (Ref), 551 (CmdRef) | dual-port RAM true dual-port RAM |
|--|--|
| Dissolve to Gates command 551 (CmdRef) | See multi-port RAMs |
| dissolving instances 551 (CmdRef) | dual-port RAM examples 1468 (Ref) |
| dissolving instances for flattening hierarchy 444 (UG) | dual-port RAMs SYNCore parameters 1593 (Ref) |
| distributed place and route using 800 (UG) | duplicate modules (Verilog) Tcl option 152 (CmdRef), 157 (CmdRef) |
| distributed processing 154 (CmdRef) setting CDPL 787 (UG) using 786 (UG) | DW_Foundation_Arith package 653 (UG) DWC description 895 (UG) |
| distributed RAM inferring 1487 (Ref) | DWC (Duplicate with compare) 870 (UG) |
| distributed RAM examples 1490 (Ref) | dynamic range assignment (VHDL) 292 (HDLRef) |
| distributed TMR 871 (UG) example 873 (UG) | E |
| DLLs defining clocks (Legacy) 237 (UG) | ECC RAM 922 (UG) |
| docking 1277 (Ref) avoiding 1298 (Ref) | edf file. See edif file EDIF |
| docking GUI entities toolbar 1298 (Ref) | structural, for Xilinx IP cores 2108 (Ref) edif file |
| dot wildcard Find command 355 (UG), 414 (UG) | bus name styles 3617 (AttrRef) character case 3605 (AttrRef) port name length 3601 (AttrRef) |
| do-while loops (SystemVerilog) 212 (HDLRef) | scalar and array ports 3787 (AttrRef) syn_noarrayports attribute 3787 (AttrRef) |
| drivers preserving duplicates with syn_keep | EDIF files |
| 549 (UG) | reoptimizing 2171 (Ref) edif files |
| selecting 440 (UG) | Intel naming requirements 1880 (Ref) |
| DSP (Xilinx) 3581 (AttrRef), 3589 (AttrRef) DSP blocks | Edit Attributes command 642 (CmdRef) |
| inferencing 1987 (Ref) Intel megafunctions 1789 (Ref) | Edit Compile Point Constraints command 643 (CmdRef) |
| packing resets (Intel) 1814 (Ref) | Edit menu 402 (CmdRef), 13 (DebugRef) Advanced submenu 403 (CmdRef) |
| DSP blocks (Intel) 1789 (Ref) DSP48 (Xilinx) 2061 (Ref) | Edit Module Constraints command 643 |
| converting asynchronous reset | (CmdRef) |
| registers 3523 (AttrRef), 3531 (AttrRef), 3867 (AttrRef) | Edit Regions command 661 (CmdRef) |
| DSP48 structures (Xilinx) 2061 (Ref) | Edit Run Configuration command 441 (CmdRef) |
| DSP48 Xilinx | Editing window 50 (UG) |
| inferring XNOR 2069 (Ref) | editor |
| symmetric rounding 2069 (Ref) | compiler directives 38 (UG) |
| DSP48E, wide adder inference 2099 (Ref) | Editor Options command 568 (CmdRef) |

| editor view context help 46 (UG), 1287 (Ref) | encryptP1735 script 71 (CmdRef) command-line arguments 71 (CmdRef) |
|---|--|
| EDK | public keys repository file 72 (CmdRef) |
| specifying cores as white boxes 749 (UG) | syntax 71 (CmdRef) |
| EDN core 734 (UG) | use models 74 (CmdRef) |
| else/elsif clauses | encryptP1735.pl script 640 (UG) |
| VHDL 2008 436 (HDLRef) | enhanced display mode 689 (CmdRef) |
| emacs text editor 55 (UG) | Enhanced Instance Display dialog box 689 (CmdRef) |
| enable | entity tristate2 is port (input3, input2, |
| in std_logic_vector (3 downto 0) 4029 (AttrRef) | input1, input0 |
| enable prepacking 2144 (Ref) | in std_logic_vector (7 downto 0) 4029 |
| Enable Slack Margin 534 (CmdRef) | (AttrRef) |
| enable_io_map.txt file 1779 (Ref) | enumerated types syn_enum_encoding directive 3631 |
| | (AttrRef) |
| encoding enumeration, default (VHDL) 341 (HDLRef), 460 (CmdRef) | enumerated types (SystemVerilog) 148 (HDLRef) |
| state machine | enumerated types (VHDL) 361 (HDLRef) |
| displaying 612 (CmdRef) | enumeration encoding, default (VHDL) |
| FSM Compiler 563 (UG) | 341 (HDLRef), 460 (CmdRef) |
| FSM Explorer 567 (UG), 1316 (Ref) guidelines | environment variables |
| Verilog 116 (HDLRef) | accessing, get_env Tcl command 87 |
| encoding styles | (CmdRef) SYN_TCL_HOOKS 772 (UG) |
| and crossprobing 429 (UG) | |
| default VHDL 113 (UG) | error codes 753 (UG) |
| FSM Compiler 564 (UG) | error correction code. See ECC 922 (UG) |
| encrypted IP objects (Physical Analyst) | error messages gated clock report 821 (UG) |
| identifying cells 1050 (UG) | |
| encrypting source files 31 (DebugRef) | error mitigation. See high reliability |
| encryption | errors black boxing 300 (UG) |
| asymmetric 631 (UG) | continuing 104 (UG), 298 (UG) |
| methodologies 629 (UG) symmetric 631 (UG) | definition 49 (UG) |
| synenc 649 (UG) | filtering 285 (UG) |
| encryption algorithms 631 (UG) | sorting 285 (UG) |
| encryption command 36 (DebugRef) | source files 48 (UG) Verilog 48 (UG) |
| encryptip output constraints 648 (UG) | VHDL 48 (UG) |
| encryptip output method | essential signal database 4225 (DebugUG) |
| effect on output netlists 648 (UG) | est file 1414 (Ref), 666 (CmdRef) |
| encryptIP script 645 (UG) | Estimate All Regions command 667 |
| command-line arguments 68 (CmdRef) | (CmdRef) |
| encrypting IP 645 (UG) | Estimate Area command 499 |
| output methods 646 (UG) | (CmdRef), 666 (CmdRef) |
| syntax 68 (CmdRef) | Estimate Regions command 667 (CmdRef) |

| estimation area 666 (CmdRef), 667 (CmdRef) | current level 545 (CmdRef) hierarchical 544 (CmdRef) |
|---|--|
| estimation (setting in Design Planner) area | pin and net logic 371 (UG), 436 (UG) using 437 (UG) |
| warning settings 669 (CmdRef) estimation file, area (.est) 1414 (Ref), 666 | expand command different from Tcl search 417 (UG) |
| (CmdRef) estimation log file (_est.srr) 1414 (Ref) | Expand command (Physical Analyst) 1060 (UG) |
| events mode complex counter 51 (DebugRef) | expand command (Tcl). See Tcl expand command |
| events, defining outside process (VHDL) 345 (HDLRef) | Expand Inwards command 544 (CmdRef) using 371 (UG), 437 (UG) |
| Example ECC of RAM 948 (UG) | Expand Path Backward command 489 (UG) |
| fault-tolerant FSMs 949 (UG) | Expand Path Forward command 487 (UG) |
| Local TMR 946 (UG) RAMs 947 (UG) | Expand Paths command current level 545 (CmdRef) |
| Example 1 Error Monitoring with DWC 926 (UG) | different from Isolate Paths 440 (UG) hierarchical 544 (CmdRef) |
| Example 2 Error Monitoring with DTMR 926 (UG) | expand pin view (Design Planner) 979 (UG) |
| Example 3 Error Monitoring with ECC/TMR RAM 927 (UG), 929 (UG) | Expand to Register/Port command current level 545 (CmdRef) hierarchical 544 (CmdRef) |
| Example 4 | using 437 (UG) |
| Error Monitoring with Safe Case FSM 931 (UG) | Expand to Register/Port command (Physical Analyst) 1060 (UG) |
| Example 5 | Expanded Pin View command 662 |
| Error Monitoring with Hamming 3 FSM 933 (UG) | (CmdRef) |
| | expanding connections 440 (UG) |
| examples Demos & Examples 1289 (Ref) | connections (Physical Analyst) 1065 (UG) |
| Interactive Attribute Examples 1290 (Ref) | paths between schematic objects 544 (CmdRef) |
| Tcl find command syntax 225 (CmdRef) | pin and net logic 371 (UG), 436 (UG) |
| examples delivered with synthesis tool, directory 9 (UG) | pin and net logic (Physical Analyst) 1060 (UG) |
| Exit command 397 (CmdRef) | Explorer, FSM |
| exit command 37 (DebugRef) | enabling 1316 (Ref) overview 567 (UG) |
| exit statement 319 (HDLRef) | exponential operator 27 (HDLRef) |
| expand | export project Tcl command 81 (CmdRef) |
| batch mode 212 (UG) | extra initialization state, creating (VHDL) |
| Expand command | 362 (HDLRef) |
| connection logic 440 (UG) connections in Physical Analyst 1065 (UG) | Extract Parameters 470 (CmdRef) |

| F | fast turnaround prototypes 1195 (UG) |
|---|---|
| factorials | Fault Injection 940 (UG) |
| calculating 62 (HDLRef) | fault injection 935 (UG) |
| failures, timing (definition) 1363 (Ref) | Fault clock 936 (UG) |
| false paths | Fault node 936 (UG) |
| architectural 328 (CmdRef) clocks as from/to points 337 (CmdRef) code-introduced 328 (CmdRef) defined 328 (CmdRef) defining between clocks (Legacy) 242 (UG) I/O paths 204 (UG) impact of clock group assignments 204 (UG) impact of clock group assignments (Legacy) 242 (UG) ports 204 (UG) ports (Legacy) 242 (UG) POS 334 (CmdRef) registers 204 (UG) registers (Legacy) 242 (UG) setting constraints 204 (UG) setting constraints (Legacy) 242 (UG) fanin (Lattice) 1937 (Ref) | fault tolerance. See high reliability FDC create_clock constraint 343 (CmdRef) create_generated_clock 345 (CmdRef) reset_path 349 (CmdRef) set_clock_groups 353 (CmdRef) set_clock_latency 360 (CmdRef) set_clock_noute_delay 362 (CmdRef) set_clock_uncertainty 363 (CmdRef) set_datapathonly_delay 365 (CmdRef) set_false_path 368 (CmdRef) set_input_delay 371 (CmdRef) set_max_delay 374 (CmdRef) set_multicycle_path 380 (CmdRef) set_output_delay 384 (CmdRef) set_reg_input_delay 387 (CmdRef) set_reg_output_delay 388 (CmdRef) standard collection commands 282 |
| fanout | (CmdRef) |
| Microsemi 2026 (Ref) replicating instances (Design Planner) 999 (UG) | fdc constraint priority 1370 (Ref) precedence over sdc 1370 (Ref) |
| Fanout Guide option (Xilinx) 2139 (Ref) | fdc constraints 1372 (Ref) generation process 1370 (Ref) |
| fanout limits overriding default 3755 (AttrRef) syn_maxfan attribute 3755 (AttrRef) | fdc file relationship with other constraint files 1367 (Ref) |
| fanouts buffering vs replication 557 (UG) hard limits 556 (UG) soft global limit 555 (UG) | feature comparison FPGA tools 1245 (Ref) FIFO compiler |
| soft module-level limit 556 (UG) using syn_keep for replication 550 (UG) | SYNCore 1556 (Ref) FIFO flags |
| using syn_maxfan 555 (UG) | empty/almost empty 1578 (Ref) full/almost full 1577 (Ref) |
| fanouts (Intel) 1839 (Ref) fanouts (Lattice) 1933 (Ref) | handshaking 1578 (Ref) |
| fanouts (Xilinx) 2138 (Ref) | programmable empty 1583 (Ref) |
| fast signal database 4309 (DebugUG) | programmable empty 1583 (Ref) programmable full 1581 (Ref) |
| fast synthesis | FIFOs |
| compile points 621 (UG) using 574 (UG), 579 (UG) | compiling with SYNCore 1557 (Ref) file format options |

20

| project command (Intel) 1858 (Ref) | customized timing report (.ta) 1419 (Ref |
|---|---|
| File menu | dependent list 143 (UG) |
| Recent Projects submenu 397 (CmdRef) | design component info (.info) 1414 (Ref) |
| | design plan (.sfp) 1406 (Ref) |
| File Options command 622 (CmdRef) file system conventions 12 (DebugRef) | design plan view (.srp) 1417 (Ref), 543 (CmdRef) |
| files | encrypting source 31 (DebugRef) |
| | estimation log (_est.srr) 1414 (Ref) |
| _est.srr 1414 (Ref) | filtered messages 289 (UG) |
| .adc 1404 (Ref) | fsm.info 565 (UG) |
| .areasrr 1413 (Ref) | idc 4214 (DebugUG) |
| .cdc 1404 (Ref) | IICE core 4232 (DebugUG) |
| .edf. See edif file | include 26 (CmdRef) |
| .est 1414 (Ref), 666 (CmdRef) | initialization (.ini) 1405 (Ref) |
| .fdc 1404 (Ref) | last_run.adb 4299 (DebugUG) |
| .fse 1414 (Ref) | log 267 (UG) |
| .info 1414 (Ref) | log (.srr) 1421 (Ref) |
| .ini 1405 (Ref) | |
| .lpf 1890 (Ref), 1892 (Ref) | watching selected information 1276 (Ref) |
| .nrf 1405 (Ref) | log. See log file |
| .opt 1405 (Ref), 1415 (Ref) | |
| .prf file 288 (UG) | mapper output (.srm) 1417 (Ref), 1419 (Ref) |
| .prj 11 (UG), 1405 (Ref) | message filter (prf) 288 (UG) |
| .sar 1417 (Ref) | Netlist Restructure (.nrf) 1405 (Ref) |
| .sdc 1405 (Ref) | opening recent project 397 (CmdRef) |
| .sfp 1406 (Ref) | organization into folders 575 (CmdRef) |
| .srm 1417 (Ref), 1419 (Ref) | , |
| .srp 1417 (Ref), 543 (CmdRef) | output |
| .srr 1421 (Ref) | See output files |
| watching selected information 1276 (Ref) | partitioned RTL view (.srp) 1417 (Ref), 543 (CmdRef) |
| .srs 1417 (Ref) | physical synthesis netlist (.srp) 543 |
| .ta 1419 (Ref) | (CmdRef) |
| ta See also timing report file 532 | project 121 (CmdRef), 4237 (DebugUG) |
| (CmdRef) | project (.prj) 11 (UG), 1405 (Ref) |
| .tcl for Xilinx xtclsh 1406 (Ref), 1419 (Ref) | removing from project 423 (CmdRef) |
| .v 1406 (Ref), 1407 (Ref) | replacing in project 429 (CmdRef) |
| .vhd 1407 (Ref) | rom.info 404 (UG) |
| .vhm 1420 (Ref) | RTL view (.srs) 1417 (Ref) |
| .vm 1420 (Ref) | searching 162 (UG), 61 (DebugRef) |
| .xnf (Xilinx). See xnf file (Xilinx) | srr 1421 (Ref) |
| adding to project 25 (CmdRef), 426 | watching selected information 1276 (Ref) |
| (CmdRef) | srs See srs file |
| altpll component declarations 1862 (Ref) area estimation (.est) 1414 (Ref), 666 | stand-alone timing report (.ta) 519 (CmdRef) |
| (CmdRef) | state machine encoding (.fse) 1414 (Ref) |
| compiler output (.srs) 1417 (Ref) | statemachine.info 449 (UG) |
| constraint 45 (CmdRef) | syn_trigger_utils.tcl 74 (DebugRef) |
| constraint (.adc) 1404 (Ref) | synhooks.tcl 772 (UG) |
| constraint (.sdc) 1405 (Ref) | Synopsys archive file (.sar) 1417 (Ref) |
| copying 614 (CmdRef), 615 (CmdRef) creating 1299 (Ref) | synthesis output 1413 (Ref) Tcl 759 (UG) |

| See also Tcl commands Tcl batch script 753 (UG) | Physical Analyst view 1043 (UG), 686 (CmdRef) |
|--|--|
| Technology view (.srm) 1417 (Ref), 1419 (Ref) | reading long names 413 (UG) search scope, effect of 414 (UG) |
| temporary 552 (CmdRef) timing report. See also timing report file 532 (CmdRef) | search scope, setting 412 (UG) searching the mapped database 413 (UG) |
| Verdi fast signal database 88 (DebugRef) Verilog (.v) 1406 (Ref), 1407 (Ref) Verilog Change Dump 93 (DebugRef) VHDL (.vhd) 1407 (Ref) writing design 89 (DebugRef) | searching the output netlist 419 (UG) setting limit for results 413 (UG) Text Editor 402 (CmdRef) using in RTL and Technology views 411 (UG) |
| Xilinx (.opt) 1405 (Ref), 1415 (Ref) files for synthesis 1404 (Ref) | using wildcards 355 (UG), 414 (UG) wildcard examples 416 (UG) |
| Filter Schematic command 546 (CmdRef) popup menu 607 (CmdRef) Filter Schematic command, using 369 (UG), 434 (UG) | find command batch mode 103 (CmdRef) different from Tcl search 417 (UG) filter properties 230 (CmdRef) hierarchy 417 (UG) |
| Filter Schematic icon, using 369 (UG), 434 (UG) | nuances and differences 418 (UG) |
| filtered schematic compared with unfiltered 1327 (Ref) | Find command (Physical Analyst) 699 (CmdRef) using Filter Search option 1046 (UG) using wildcards 1045 (UG) |
| filtering 369 (UG), 434 (UG), 1355 (Ref) advantages over flattening 369 (UG), 434 (UG) | find command (Tcl) See Tcl find command |
| commands 1355 (Ref) compared with flattening 1359 (Ref) critical paths 549 (CmdRef) | Find Object dialog box filtering design objects 701 (CmdRef) |
| FSM states and transitions 1327 (Ref), 418 (CmdRef) | Find Object dialog box (Physical Analyst) 699 (CmdRef) |
| paths from pins or ports 1363 (Ref), 550 (CmdRef) | find option 40 (DebugRef) |
| selected objects 546 (CmdRef) timing reports 531 (CmdRef) using to restrict search 411 (UG) | finding critical paths 1362 (Ref), 549 (CmdRef) information on synthesis tool 1253 (Ref GUI 1252 (Ref) |
| filtering (Physical Analyst) 1059 (UG) filtering critical paths 1362 (Ref) | finding objects Physical Analyst view 1043 (UG) |
| filtering design objects Physical Analyst 701 (CmdRef) | finding objects (Physical Analyst) 699 (CmdRef) |
| Find again command 403 (CmdRef) Find command | finite state machines See state machines |
| 411 (UG) browsing with 410 (UG) HDL Analyst 407 (CmdRef) | fix gated clocks syn_gatedclk_clock_en directive 3663 (AttrRef) |
| hierarchical search 412 (UG) long names 410 (UG) | Fix Gated Clocks option. See gated clocks |
| message viewer 285 (UG) | Flatten Current Schematic command |

| filtered schematic 547 (CmdRef) | folded watchpoints 4289 (DebugUG) |
|---|---|
| transparent instances 442 (UG) | folders |
| unfiltered schematic 546 (CmdRef) using 442 (UG) | adding to project 30 (CmdRef) |
| _ , , | folders for project files 575 (CmdRef) |
| Flatten Schematic command 1359 (Ref) using 442 (UG) | force_async_genclk_conv example 863 (UG) |
| Flattened Critical Path command 544 (CmdRef) | foreach_in_collection command 286 (CmdRef) |
| flattened schematic, creating 543 (CmdRef) | forgotten assignment to next state, detecting (VHDL) 363 (HDLRef) |
| Flattened to Gates View command 543 (CmdRef) | for-loop statement 317 (HDLRef) |
| Flattened View command 543 (CmdRef) | forward annotation |
| flattening 381 (UG), 441 (UG) See also dissolving | frequency constraints 1763 (Ref) frequency constraints in Xilinx 2102 (Ref) |
| commands 1357 (Ref) compared to filtering 369 (UG), 434 (UG) | initial values 1539 (Ref) |
| compared with filtering 1359 (Ref) dissolving instances 381 (UG), 444 (UG) | Forward Annotation of Initial Values Verilog 1539 (Ref) |
| hidden instances 443 (UG) | Forward command 417 (CmdRef) |
| instances 551 (CmdRef) | forward-annotation |
| schematics 546 (CmdRef) | compile point constraints 604 (UG) |
| selected instances 1358 (Ref) | compile point constraints (Cyclone, |
| transparent instances 442 (UG) | Arria) 1877 (Ref) |
| using syn_hier 553 (UG) using syn_netlist_hierarchy 553 (UG) | constraints 1891 (Ref) Intel RAM init values 1539 (Ref) |
| | ispLEVER 1890 (Ref) |
| flip-flops Verilog 107 (HDLRef) | Lattice constraints 1890 (Ref) |
| | Microsemi 2042 (Ref) |
| flip-flops (VHDL) 342 (HDLRef) | RLOC 4165 (AttrRef) |
| Float command | RLOC_ORIGIN 4165 (AttrRef) |
| Watch window popup menu 1277 (Ref) floating | syn_forward_io_constraints attribute 3653 (AttrRef) |
| toolbar 1298 (Ref) | xc_props attribute 4159 (AttrRef) |
| Floating License Usage command 602 | Xilinx core files 736 (UG) |
| (CmdRef) | foundation library 651 (UG) |
| floating toolbar popup menu 1298 (Ref) | FPGA Design Constraints Editor |
| Floorplan Editor | using TCL View 194 (UG) |
| selecting objects 692 (CmdRef) | FPGA Implementation Tools command 601 (CmdRef) |
| floorplan file. See sfp file, design plan file | FPGA synthesis tools, environment for |
| floorplan objects 688 (CmdRef) | Identify 4199 (DebugUG) |
| floorplan. See Design Planner | FPGA timing constraints 342 (CmdRef) |
| Floorplanned View command 543 (CmdRef) | FPGAs |
| | partitioning 1186 (UG) |
| folded hierarchy 4223 (DebugUG) | frequency |
| folded signals 4296 (DebugUG) | clocks (Legacy) 234 (UG) |
| | |

| cross-clock paths 1433 (Ref) defining for non-clock signals (Legacy) 235 (UG) | FSM view crossprobing from source file 425 (UG) FSM Viewer 447 (UG), 1325 (Ref) |
|---|---|
| internal clocks (Legacy) 235 (UG) setting global 104 (UG) | crossprobing 429 (UG) popup menu 610 (CmdRef) |
| Frequency (Mhz) option, Project view 1315 (Ref) | popup menu commands 610 (CmdRef) fsm.info file 565 (UG) |
| from constraints 200 (UG) from points clocks 336 (CmdRef) | FSMs See also FSM Compiler, FSM Explorer attributes and directives 503 (UG) |
| multiple 331 (CmdRef) object search order (Timing Analyzer) 535 (CmdRef) | defining in Verilog 501 (UG) defining in VHDL 502 (UG) definition 501 (UG) |
| objects 330 (CmdRef) timing analyzer 535 (CmdRef) | double-bit errors 915 (UG) Hamming3 915 (UG) |
| fse file 1414 (Ref) | optimizing with FSM Compiler 562 (UG), 174 (CmdRef) |
| FSM coding style Verilog 116 (HDLRef) VHDL 359 (HDLRef) | properties 449 (UG) safe. <i>See</i> safe FSMs single-bit errors 915 (UG) |
| FSM Compiler advantages 562 (UG) enabling 564 (UG) | state encodings 448 (UG) syn_encoding attribute 3621 (AttrRef) transition diagram 447 (UG) |
| FSM Compiler option, Project view 1316 (Ref) | viewing 447 (UG) FSMs (finite state machines) |
| FSM Compiler, enabling and disabling globally | See state machines |
| with GUI 1316 (Ref), 1959 (Ref) | Full View command 416 (CmdRef) full case directive 3435 (AttrRef) |
| FSM default state assignment (Verilog) 119 (HDLRef) | functions |
| FSM encoding user-defined 505 (UG) using syn_enum_encoding 505 (UG) | Verilog constant math 58 (HDLRef) Verilog signed 58 (HDLRef) Verilog unsigned 58 (HDLRef) VHDL 2008 predefined 423 (HDLRef) |
| FSM encoding file (.fse) 1414 (Ref) | functions, selected name support |
| FSM Error Correction Using Hamming Distance 3 950 (UG) | (VHDL) 329 (HDLRef) |
| FSM Explorer 562 (UG) enabling 1316 (Ref) | G |
| overview 567 (UG) running 568 (UG) | gate primitives, Verilog 17 (HDLRef) gated clock conversion |
| when to use 562 (UG) | deciphering messages 824 (UG) |
| FSM Explorer command 499 (CmdRef) FSM Explorer option, Project view 1316 | forcing conversion with asynchronous set/reset 860 (UG) |
| (Ref) | non-intuitive messages 824 (UG) |
| FSM Table command 418 (CmdRef) | gated clocks attributes for black boxes 850 (UG) |
| FSM toolbar 1302 (Ref), 1303 (Ref), 30 (DebugRef) | conversion example 809 (UG) conversion requirements 809 (UG) |

24

| global buffer promotion iCE40 1930 (Ref) |
|--|
| global buffers 4137 (AttrRef) defining 3673 (AttrRef) xc_global_buffers attribute 4137 (AttrRef global comments |
| initializing Xilinx RAM 2113 (Ref) global optimization options 102 (UG) |
| global sets/resets |
| Xilinx designs 2105 (Ref) Go to Location command 1047 (UG) adding markers 1049 (UG) |
| Go to SolvNet command 601 (CmdRef) |
| Goto command 403 (CmdRef) |
| Goto Net Driver command current level 545 (CmdRef) hierarchical 545 (CmdRef) |
| graphical user interface (GUI), overview 1255 (Ref), 7 (DebugRef) |
| grey box |
| netlist file 677 (UG) |
| grey box flow MegaCore with greybox netlist 677 (UG) |
| grey boxes using 1862 (Ref) |
| greybox flow |
| MegaCore with IP package 681 (UG) NIOS II cores 685 (UG) SOPC cores 685 (UG) |
| GSR resource (Lattice) 1933 (Ref) |
| GSR resources 1974 (Ref) |
| GSR, Xilinx 2104 (Ref) |
| GTECH library. See generic technology library |
| gtech.v library 1410 (Ref) GUI clearing 25 (DebugRef) |
| gui |
| synthesis software 1248 (Ref) |
| GUI (graphical user interface), overview 1255 (Ref), 7 (DebugRef) |
| H |
| |
| Hamming 3 Encoding |
| |

| double-bit errors 915 (UG) recovery 915 (UG) | schematics, filtering 1355 (Ref) schematics, multiple-sheet 1344 (Ref) |
|---|---|
| Hamming Distance 3 915 (UG) | selecting/deselecting objects 327 (UG), 395 (UG) |
| haps command 37 (DebugRef) | status bar information 1330 (Ref) |
| HAPS technology selection 100 (UG) | Synplify license 1319 (Ref) title bar information 1344 (Ref) |
| HardCopy companion parts 1838 (Ref) | |
| | HDL Analyst toolbar See Analyst toolbar |
| HDL Analyst See also RTL view, Technology view | HDL Analyst views 1320 (Ref) |
| critical paths 455 (UG) | highlighting collections 221 (UG) |
| crossprobing 356 (UG), 423 (UG) | See also RTL view, Technology view |
| filtering schematics 369 (UG), 434 (UG) Find command 407 (CmdRef) | HDL files |
| Push/Pop mode 404 (UG), 407 (UG) | searching 61 (DebugRef) |
| traversing hierarchy with mouse | HDL files, creating 1299 (Ref) |
| strokes 402 (UG) traversing hierarchy with Push/Pop | HDL parameter overrides 89 (CmdRef) |
| mode 341 (UG), 404 (UG) using 364 (UG), 430 (UG) | HDL views, annotating timing information 453 (UG) |
| Visual Properties 417 (CmdRef) | hdl_define Tcl command 88 (CmdRef) |
| HDL Analyst menu 542 (CmdRef), 691 | hdl_param Tcl command 89 (CmdRef) |
| (CmdRef) | header, timing report 1428 (Ref) |
| Current Level submenu 545 (CmdRef) Hierarchical submenu 544 (CmdRef) | help |
| Physical Analyst submenu 691 (CmdRef) | online accessing 1252 (Ref) |
| RTL submenu 543 (CmdRef) | Help command 602 (CmdRef), 59 (DebugRef |
| Select All Schematic submenu 553 (CmdRef) | help command 37 (DebugRef) |
| Select All Sheet submenu 553 (CmdRef) | Help menu 602 (CmdRef), 59 (DebugRef) |
| Technology submenu 543 (CmdRef) | hidden hierarchical instances 1335 (Ref |
| HDL Analyst Options command 569 (CmdRef) | are not flattened 1359 (Ref) |
| HDL Analyst tool 1319 (Ref) | hidden instances |
| accessing commands 1328 (Ref) | consequences of saving 432 (UG) flattening 443 (UG) |
| analyzing critical paths 1361 (Ref) | restricting search by hiding 411 (UG) |
| Clock Tree 1324 (Ref) crossprobing 1341 (Ref) | specifying 432 (UG) |
| deselecting objects 328 (UG), 395 (UG) | status in other views 432 (UG) |
| displaying timing information 549 | Hide command floating toolbar popup menu 1298 (Ref) |
| (CmdRef) filtering designs 1355 (Ref) | Log Watch window popup menu 1277 (Ref) |
| finding objects 1339 (Ref) hierarchical instances. <i>See</i> hierarchical | Tcl Window popup menu 1280 (Ref) |
| instances | View menu, Rats Nest submenu 662 |
| object information 1330 (Ref) | (CmdRef) |
| preferences 1344 (Ref) | Hide Instances command 550 (CmdRef) |
| push/pop mode 1347 (Ref) ROM table viewer 1550 (Ref) | hiding instances 550 (CmdRef) |
| schematic sheet size 1344 (Ref) | hierarchical area report 1437 (Ref) .areasrr file 1437 (Ref) |

| Hierarchical Critical Path command 543 | Hierarchical View command 543 (CmdRef) |
|---|--|
| (CmdRef) hierarchical design | hierarchy flattening 381 (UG), 441 (UG), 546 (CmdRef) |
| expanding logic from nets 437 (UG) expanding logic from pins 371 (UG), 436 (UG) | compared with filtering 1359 (Ref) flattening with syn_hier 3681 (AttrRef) folded 4223 (DebugUG) |
| hierarchical design, creating Verilog 126 (HDLRef) | preserving for Xilinx Place and Route 4181 (AttrRef) |
| VHDL 365 (HDLRef) | pushing and popping 1347 (Ref) schematic sheets 1344 (Ref) |
| hierarchical designs using include files 128 (HDLRef) | traversing 337 (UG), 401 (UG) Verilog 126 (HDLRef) |
| hierarchical instances 1333 (Ref) | hierarchy (VHDL) 365 (HDLRef) |
| compared with primitive 1332 (Ref) display in HDL Analyst 1333 (Ref) dissolving 381 (UG), 444 (UG) hidden 1335 (Ref) hiding. See hidden instances, Hide Instances command multiple sheets for internal logic 433 (UG) opaque 1333 (Ref) | Hierarchy Browser 345 (UG), 1351 (Ref) changing size in view 1320 (Ref) Clock Tree 1324 (Ref) commands 641 (CmdRef) finding schematic objects 1339 (Ref) moving between objects 1324 (Ref) popup menu 641 (CmdRef) refreshing 641 (CmdRef) |
| pin name display 435 (UG) | RTL view 1320 (Ref) |
| transparent 1333 (Ref) viewing internal logic 367 (UG), 432 (UG) | symbols (legend) 1325 (Ref) Technology view 1322 (Ref) |
| hierarchical objects | trees of objects 1324 (Ref) |
| pushing into with mouse stroke 341 (UG), 403 (UG) traversing with Push/Pop mode 341 (UG), 404 (UG) | hierarchy browser clock trees 455 (UG) controlling display 398 (UG) crossprobing from 356 (UG), 423 (UG) |
| hierarchical project management and compile points 22 (UG) | defined 337 (UG), 401 (UG) enabling/disabling display 591 (CmdRef) |
| hierarchical project management flows bottom-up development flow 24 (UG) bottom-up synthesis flow 27 (UG) | finding objects 345 (UG), 409 (UG) popup menu 8 (DebugRef) traversing hierarchy 401 (UG) |
| mixed block synthesis flow 31 (UG) | hierarchy command 38 (DebugRef) |
| top-down development flow 25 (UG) top-down synthesis flow 29 (UG) | hierarchy management (custom folders) 91 (UG) |
| hierarchical project management views 1260 (Ref) | hierarchy separator 389 (CmdRef), 14 (DebugRef) |
| hierarchical projects 22 (UG) analyzing 160 (UG) configuring for synthesis 156 (UG) instance-based synthesis 130 (UG) multiple implementations 145 (UG) synthesis options 156 (UG) | high reliability distributed TMR 871 (UG) ECC RAM 922 (UG), 949 (UG) FSMs with Hamming3 915 (UG) local TMR 921 (UG) safe FSMs 908 (UG) |
| hierarchical schematic sheet, definition 1344 (Ref) | syn_radhardlevel 3857 (AttrRef) using safe FSM 908 (UG) |
| hierarchical search 411 (UG) | using TMR 871 (UG) |

| high reliability design 865 (UG) High reliability functions 890 (UG) | I/O registers, power-up mode (Intel) 3405 (AttrRef) |
|---|---|
| High Reliability panel Implementation Options dialog box 456 (CmdRef) | I/O standards QSF constraints 1383 (Ref) specifying 193 (UG) |
| Highlight Visible Net Instances command 1063 (UG) | I/O Standards panel using SCOPE 189 (UG) |
| HighRel Gate Level TMR Examples 878 (UG) | I/O Standards panel, SCOPE 314 (CmdRef) |
| How to Use Help command 602 (CmdRef), 59 (DebugRef) | I/Os See also ports |
| hyper source example 657 (UG) for IPs 660 (UG) for prototyping 656 (UG) IP design hierarchy 656 (UG) threading signals 656 (UG) | auto-constraining 471 (UG) constraining 192 (UG) constraining (Legacy) 241 (UG) inferring Xilinx buffers with syn_diff_io |
| I | preserving 561 (UG), 1974 (Ref) specifying pad type (Xilinx) 2133 (Ref) Verilog black boxes 492 (UG) |
| I/O buffers | VHDL black boxes 494 (UG) |
| inserting 3713 (AttrRef) specifying I/O standards 3821 (AttrRef) I/O constraints | I/Os (Design Planner) critical paths from pin-locked I/Os 999 (UG) |
| multiple on same port 308 (CmdRef) | IBUFDS |
| I/O insertion 560 (UG), 1749 (Ref), 1973 | inference 2129 (Ref) |
| (Ref) Arria 1844 (Ref) | IBUFGDS |
| Intel Cyclone 1844 (Ref) | inference 2129 (Ref) |
| Intel Stratix 1844 (Ref) VHDL manual (Xilinx) 2127 (Ref) | iCE65 Lattice device options 1952 (Ref) |
| I/O insertion (Intel) 1838 (Ref) | stability latch removal 838 (UG) |
| I/O insertion (Microsemi) 2030 (Ref) | idc file |
| I/O insertion (Xilinx) 2089 (Ref) | editing 4214 (DebugUG) |
| I/O locations | idcode command 43 (DebugRef) |
| assigning automatically (Xilinx) 2122 | identification register 4279 (DebugUG) |
| (Ref) manually assigning (Xilinx) 2127 (Ref) | Identify 1445 (110) |
| I/O packing | compile points 1145 (UG) |
| disabling with syn_replicate 3919 (AttrRef) | Identify debug TMR instrumentation 940 (UG) |
| I/O pads | Identify Debugger 935 (UG) |
| instantiating (Xilinx) 2089 (Ref) specifying I/O standards 193 (UG) | Identify Instrumentor launching 1305 (Ref) |
| I/O paths | IEEE 1364 Verilog 95 standard 1408 (Ref) |
| false path constraint 204 (UG) | IEEE 1735 encrypting multiple files 643 (UG) |

| IEEE 1801-2009. See UPF | Device panel 445 (CmdRef) |
|--|---|
| ieee library (VHDL) 301 (HDLRef) | High Reliability panel 456 (CmdRef) |
| if-then-else statement (VHDL) 314 (HDLRef) | Netlist Restructure panel 665 (CmdRef) Options panel 447 (CmdRef) Place and Route panel 483 (CmdRef) |
| ignored language constructs (Verilog) 15 (HDLRef) | Timing Report panel 455 (CmdRef) Verilog panel 462 (CmdRef) |
| ignored language constructs (VHDL) 286 (HDLRef) | VHDL panel 458 (CmdRef) |
| IICE | implementation options, device partdata tcl command 105 (CmdRef) |
| arming 59 (DebugRef) buffer type 4244 (DebugUG) | Implementation Results 1271 (Ref) |
| communicating with 25 (DebugRef) | Implementation Results panel |
| cross triggering 4304 (DebugUG), 76 (DebugRef) | Options for implementation dialog box 453 (CmdRef) |
| JTAG connection 4269 (DebugUG) selecting multiple 45 (DebugRef) | implementations copying 98 (UG) |
| iice command 45 (DebugRef) | creating 424 (CmdRef) |
| IICE Controller tab 22 (DebugRef), 28 (DebugRef) | deleting 98 (UG) multiple. <i>See</i> multiple implementations. |
| IICE parameters | naming 615 (CmdRef) |
| buffer type 20 (DebugRef) | overwriting 98 (UG) |
| individual 4312 (DebugUG) | renaming 98 (UG) |
| IICE Sampler tab 19 (DebugRef) | Import IP commands 485 (CmdRef) |
| IICE settings sample clock 21 (DebugRef) | Import IP menu 485 (CmdRef) |
| sample depth 20 (DebugRef) | |
| IICE units | Import IP Package command 496 (CmdRef) |
| cross triggering 4242 (DebugUG), 4306 (DebugUG) | Import Xilinx ISE Project command 489 (CmdRef) |
| impl Tcl command 93 (CmdRef) | importing projects 57 (DebugRef) |
| Implementation Directory 1271 (Ref) | include command verilog library directories 466 (CmdRef) |
| Implementation Maps Physical Analyst 1066 (UG) | include files 26 (CmdRef) hierarchical designs 128 (HDLRef) |
| implementation options 99 (UG) design plan file 106 (UG) device 99 (UG) | Incremental Compiler using 64 (UG) |
| global frequency 104 (UG) global optimization 102 (UG) Options Panel 447 (CmdRef) part selection 99 (UG) specifying results 107 (UG) | incremental flows Quartus Fast Fit 1088 (UG) SmartGuide 1117 (UG) Vivado 1107 (UG) Xilinx partition 1120 (UG) |
| Implementation Options command 423 (CmdRef), 444 (CmdRef) | Xilinx partition (before ISE 12.1) 1125 (UG) |
| Implementation Options dialog box 430 (CmdRef), 444 (CmdRef) | incremental implementations 54 (DebugRef) |
| Constraints panel 450 (CmdRef) Design Planning panel 665 (CmdRef) | Incremental Mode option using Incremental Compiler 64 (UG) |

| incremental synthesis compile points 623 (UG) | Input and output constraints defining 192 (UG) |
|--|---|
| locked,partition compile points 592 (UG) other tools 626 (UG) | input constraints, setting 192 (UG) |
| indenting a block of text 1286 (Ref) | input constraints, setting (Legacy) 240 (UG) |
| indenting text (Text Editor) 1286 (Ref) | input files 1404 (Ref) |
| index_collection command 288 (CmdRef) | .adc 1404 (Ref) |
| inference BUFGMUX/BUFGMUX_1 2128 (Ref) Xilinx BUFGMUX/BUFGMUX_1 2090 (Ref), 2128 (Ref) Xilinx I/O buffers 2089 (Ref), 2128 (Ref) | .ini 1405 (Ref) .nrf 1405 (Ref) .opt 1405 (Ref), 1415 (Ref) .sdc 1405 (Ref) .sfp 1406 (Ref) .sv 1407 (Ref) |
| inferencing DSP blocks 1987 (Ref) | .v 1406 (Ref), 1407 (Ref) .vhd 1407 (Ref) |
| inferred clock 1429 (Ref) | Inputs/Outputs panel |
| info file (design component info) 1414 | using SCOPE 189 (UG) |
| ini file 1405 (Ref) | Inputs/Outputs panel, SCOPE 306 (CmdRef) |
| INIT property initializing Xilinx RAMs, Verilog 2112 | Insert Sub-project command 442 (CmdRef), 636 (CmdRef) |
| (Ref) initializing Xilinx RAMs, VHDL 2115 (Ref) specifying with attributes 2116 (Ref) | inserting bookmarks (Text Editor) 1286 (Ref) level-sensitive latches in design, |
| INIT values syntax for forward-annotation 4164 | warning 102 (HDLRef), 340 (HDLRef) Instance Hierarchy tab 348 (UG) |
| (AttrRef) Xilinx registers 2117 (Ref) | Instance Properties command |
| init values | (hierarchical project |
| in RAMs 337 (HDLRef) | management) 634 (CmdRef) |
| initial value data file | instance-based subproject compared to block-based 126 (UG) |
| Verilog 1536 (Ref) Initial Values | instance-based synthesis hierarchical projects 130 (UG) |
| forward annotation 1539 (Ref) | instances |
| initial values \$readmemb 1533 (Ref) | controlling optimization 4095 (AttrRef) dissolving 551 (CmdRef) |
| \$readmemh 1533 (Ref) | expanding paths between 544 (CmdRef) |
| Achronix 1717 (Ref) | expansion maximum limit 592 (CmdRef) |
| Lattice ICE65/iCE40 1906 (Ref) on primitives 514 (UG) | expansion maximum limit (per filtered sheet) 595 (CmdRef) |
| registers (Verilog) 90 (HDLRef) Verilog 90 (HDLRef) | expansion maximum limit (per unfiltered sheet) 595 (CmdRef) |
| initial values (Verilog) netlist file (.srs) 1539 (Ref) | finding by name 402 (CmdRef), 686 (CmdRef) |
| initialization file (.ini) 1405 (Ref) | hiding and unhiding 550 (CmdRef) |
| | hierarchical |
| initializing 506 (UG) | dissolving 1352 (Ref) making transparent 1352 (Ref) |
| initializing RAM 506 (UG) | |

| hierarchical. See hierarchical instances | Clearbox. See Clearbox |
|--|---|
| isolating paths through 550 (CmdRef) | cliquing. See cliquing. |
| making transparent 551 (CmdRef) | constraints 1876 (Ref) |
| name display 590 (CmdRef) | device support 1770 (Ref) |
| preserving with syn_noprune 549 | device support. See also Intel |
| (UG), 3803 (AttrRef) | technologies 1770 (Ref) |
| primitive. See primitive instances | directives 1882 (Ref) |
| properties 320 (UG), 390 (UG) | DSP block inference 1789 (Ref) |
| properties (Physical Analyst) 697 | edif and vqm filenames 1880 (Ref) |
| (CmdRef) | fanout limits 1839 (Ref) |
| properties of pins 390 (UG) | forward annotation 1772 (Ref) |
| selecting all in schematic 553 (CmdRef) | forward-annotation, Max+Plus II 1876 |
| instances (Physical Analyst) 1688 (Ref) | (Ref) |
| adding markers 1048 (UG) | grey boxes <i>See</i> grey boxes |
| displaying instances 1029 (UG) | I/O packing 1865 (Ref) |
| | I/O registers power-up mode 3405 |
| Instances command | (AttrRef) |
| schematic selection 553 (CmdRef) | inferring LUTRAMs 1474 (Ref) |
| sheet selection 553 (CmdRef) | instantiating LPMs as black boxes 522 |
| instantiating black boxes (Verilog) 124 | (UG) |
| (HDLRef) | IP core support 1774 (Ref) |
| instantiating black boxes (VHDL) 399 | launching MegaWizard 497 (CmdRef) |
| (HDLRef) | LPM megafunction example (Verilog) 522 (UG) |
| instantiating components (VHDL) 304 (HDLRef), 326 (HDLRef) | LPM megafunction example (VHDL) 524 (UG) |
| instantiating gate primitives, Verilog 17 | LUTRAMs 1476 (Ref) |
| (HDLRef) | macro library, Verilog 1774 (Ref) |
| instantiation templates 75 (UG) | macro library, VHDL 1774 (Ref) |
| | macros 1776 (Ref) |
| instrumentation | mapping to ATOMs 1777 (Ref) |
| description 4198 (DebugUG) | Max+Plus II forward-annotated |
| partial records 4221 (DebugUG) | constraints 1876 (Ref) |
| post-compile 4214 (DebugUG) | P&R file for untranslated settings 699 |
| instrumentation command 54 (DebugRef) | (UG) |
| instrumentation directory 4232 (DebugUG) | packing I/Os 1865 (Ref) |
| instrumenting partial buses 4218 | pad cell insertion 1779 (Ref) |
| (DebugUG) | PLLs 1778 (Ref) |
| | PLLs. See altplls |
| instrumentor | prepared components method 1816 (Ref) |
| launching 4211 (DebugUG) | Quartus batch mode 1086 (UG) |
| running after compilation 4214 | Quartus integrated flow 1084 (UG) |
| (DebugUG) | Quartus interactive flow 1085 (UG) |
| integer data type (VHDL) 289 (HDLRef) | RAM inference 1780 (Ref) |
| Integrated Clock Gating (ICG) | RAM with control signals 1481 (Ref) |
| stability latch removal 838 (UG) | RAMs |
| | inference (Stratix) 1780 (Ref) |
| integrated P&R 1081 (UG) custom shell script 1081 (UG) | register inference 1778 (Ref) |
| · · · · · · | reports 1871 (Ref) |
| Intel | ROM inference 1787 (Ref) |
| asymmetric RAM 1782 (Ref) | shift registers 515 (UG) |
| attributes 1882 (Ref) | simulating LPMs 1868 (Ref) |

| SOPC Builder 1380 (Ref) | Interactive Attribute Examples 1290 (Ref) |
|--|--|
| specifying VHDL library 1774 (Ref) syn_useioff attribute 4079 (AttrRef) | interface construct 155 (HDLRef), 253 (HDLRef) |
| technology keywords 1858 (Ref) translating PIN file to constraint file 504 (CmdRef) | interface information, timing report 1434 (Ref) |
| Verilog LPM library 528 (UG) | ILM See interface logic models |
| Intel backannotation 1127 (UG) | interface logic models 596 (UG) |
| Intel black boxes | interface timing 597 (UG) |
| pad cell insertion (Intel) 1779 (Ref) | IOBUFDS |
| Intel Clearbox | inference 2129 (Ref) |
| megafunctions 1860 (Ref) | IP |
| Intel device options Arria 1843 (Ref) Cyclone 1843 (Ref) MAX 1850 (Ref) MAX II 1847 (Ref) Stratix 1843 (Ref) | encryption-decryption flow 629 (UG) importing from SOPC Builder 686 (UG) license queuing 757 (UG) license queuing syntax 211 (CmdRef) re-encryption 634 (UG) Vivado 718 (UG) |
| Intel file format options | IP core areas (Design Planner) 995 (UG) |
| MAX 1853 (Ref) | IP core wizard 500 (CmdRef) |
| Intel incremental flows 1087 (UG) | IP cores 2108 (Ref) |
| Intel Mapper | Vivado 1097 (UG) |
| new 1859 (Ref) | IP cores (SYNCore) building ram models 508 (CmdRef) |
| Intel megafunctions DSP blocks 1789 (Ref) | IP design hierarchy |
| Intel MegaWizard | hyper source 656 (UG) |
| generating LPM files 522 (UG) | IP encryption |
| Intel models | IEEE 1735 640 (UG) |
| Clearbox 180 (CmdRef) | Lattice 1966 (Ref) |
| set_option syntax 180 (CmdRef) | IP encryption (Lattice) 1966 (Ref) |
| Intel New Mapper using 1859 (Ref) | IP encryption flow overview 628 (UG) |
| Intel Quartus 709 (UG) | IP encryption scheme 634 (UG) |
| Intel RAM | IP license queuing 757 (UG) |
| byte-wide write enable 1782 (Ref) | IP vendors directory structure for package 636 (UG) |
| Intel RAMs | encrypting IP 634 (UG) |
| \$readmemb/\$readmemh initialization 1539 (Ref) | package file list for encrypted IP flow 636 (UG) |
| inference (Arria) 1780 (Ref) inference (Cyclone) 1780 (Ref) | packaging for evaluation 635 (UG) supplying vendor information 637 (UG) |
| Intel shift registers | IPs |
| report 517 (UG) | encrypting 634 (UG) |
| Intel STRATIX (Design Planner) | encryption flow 628 (UG) |
| additional tips 1002 (UG) | Intel 662 (UG) SYNCore byte-enable RAMs 1610 (Ref) |
| Intel technologies MAX 1850 (Ref) | SYNCore counters 1665 (Ref) |

| SYNCore FIFOs 1557 (Ref) SYNCore RAMs 1587 (Ref) SYNCore ROMs 1627 (Ref) | JTAGTech3710 cable settings 44 (DebugRef) |
|--|---|
| SYNCore subtractors 1641 (Ref) using hyper source for debug 660 (UG) | K |
| is_error_blackbox property 301 (UG) | key assignments customizing 773 (UG) |
| ise2syn description 739 (UG) | key block 631 (UG) |
| relationship with ucf2sdc 739 (UG) ise2syn utility | keyboard shortcuts 1306 (Ref), 681 (CmdRef), 684 (CmdRef), 30 |
| converting Xilinx projects 739 (UG) GUI command 489 (CmdRef) Tcl syntax 95 (CmdRef) | (DebugRef) arrow keys (Hierarchy Browser) 1351 (Ref) |
| using 739 (UG) | keyword completion, Text Editor 1286 (Ref) |
| Isolate Paths command 550 (CmdRef) different from Expand Paths 440 (UG), 441 (UG) | keywords all (VHDL 2008) 441 (HDLRef) |
| isolating paths from pins or ports 1363 (Ref) | completing in Text Editor 1286 (Ref) completing words in Text Editor 51 (UG SystemVerilog 282 (HDLRef) |
| isolation power strategy 1206 (UG) | - |
| ispLEVER | L |
| forward-annotating constraints for 1891 (Ref) | labels, displaying 590 (CmdRef) |
| iterations reducing with compile on error 298 (UG) | language guidelines (Verilog) 89 (HDLRef) |
| 1 | language constructs (Verilog) 14 (HDLRef |
| 9 | language constructs (VHDL) 284 (HDLRef), 286 (HDLRef) |
| • 1 | |
| job management up-to-date checking <mark>262 (UG)</mark> | language guidelines (VHDL) 340 (HDLRef |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) |
| up-to-date checking 262 (UG) | language guidelines (VHDL) 340 (HDLRef |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) concurrent signal assignment (VHDL) |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG chain tests 4280 (DebugUG) communication block 4269 (DebugUG) | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG chain tests 4280 (DebugUG) communication block 4269 (DebugUG) communication test 4278 (DebugUG) debugging 4266 (DebugUG), 4278 | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) concurrent signal assignment (VHDL) 347 (HDLRef) continuous assignments (Verilog) 108 (HDLRef) error message (VHDL) 350 (HDLRef) in timing analysis 1361 (Ref) |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG chain tests 4280 (DebugUG) communication block 4269 (DebugUG) communication test 4278 (DebugUG) | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) concurrent signal assignment (VHDL) 347 (HDLRef) continuous assignments (Verilog) 108 (HDLRef) error message (VHDL) 350 (HDLRef) in timing analysis 1361 (Ref) level-sensitive Verilog 108 (HDLRef) |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG chain tests 4280 (DebugUG) communication block 4269 (DebugUG) communication test 4278 (DebugUG) debugging 4266 (DebugUG), 4278 (DebugUG) direct connection 4271 (DebugUG) serial connection 4272 (DebugUG) JTAG chain | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) concurrent signal assignment (VHDL) 347 (HDLRef) continuous assignments (Verilog) 108 (HDLRef) error message (VHDL) 350 (HDLRef) in timing analysis 1361 (Ref) level-sensitive Verilog 108 (HDLRef) mapping (Xilinx) 2088 (Ref) process blocks (VHDL) 348 (HDLRef) |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG chain tests 4280 (DebugUG) communication block 4269 (DebugUG) communication test 4278 (DebugUG) debugging 4266 (DebugUG), 4278 (DebugUG) direct connection 4271 (DebugUG) serial connection 4272 (DebugUG) JTAG chain settings 4280 (DebugUG), 48 (DebugRef) | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) concurrent signal assignment (VHDL) 347 (HDLRef) continuous assignments (Verilog) 108 (HDLRef) error message (VHDL) 350 (HDLRef) in timing analysis 1361 (Ref) level-sensitive Verilog 108 (HDLRef) mapping (Xilinx) 2088 (Ref) |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG chain tests 4280 (DebugUG) communication block 4269 (DebugUG) communication test 4278 (DebugUG) debugging 4266 (DebugUG), 4278 (DebugUG) direct connection 4271 (DebugUG) serial connection 4272 (DebugUG) JTAG chain settings 4280 (DebugUG), 48 (DebugRef) | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) concurrent signal assignment (VHDL) 347 (HDLRef) continuous assignments (Verilog) 108 (HDLRef) error message (VHDL) 350 (HDLRef) in timing analysis 1361 (Ref) level-sensitive Verilog 108 (HDLRef) mapping (Xilinx) 2088 (Ref) process blocks (VHDL) 348 (HDLRef) SystemVerilog always_latch 225 |
| up-to-date checking 262 (UG) Job Status command 501 (CmdRef), 505 (CmdRef) job tcl command 96 (CmdRef) JTAG chain tests 4280 (DebugUG) communication block 4269 (DebugUG) communication test 4278 (DebugUG) debugging 4266 (DebugUG), 4278 (DebugUG) direct connection 4271 (DebugUG) serial connection 4272 (DebugUG) JTAG chain settings 4280 (DebugUG), 48 (DebugRef) | language guidelines (VHDL) 340 (HDLRef last_run.adb file 4299 (DebugUG) latches always blocks (Verilog) 108 (HDLRef) concurrent signal assignment (VHDL) 347 (HDLRef) continuous assignments (Verilog) 108 (HDLRef) error message (VHDL) 350 (HDLRef) in timing analysis 1361 (Ref) level-sensitive Verilog 108 (HDLRef) mapping (Xilinx) 2088 (Ref) process blocks (VHDL) 348 (HDLRef) SystemVerilog always_latch 225 (HDLRef) |

| Block RAM Support 1894 (Ref) disable I/O insertion 1933 (Ref) fanin limit 1937 (Ref) | legacy sdc file. <i>See</i> sdc files, difference between legacy and Synopsys standard |
|--|--|
| forward annotation 1890 (Ref), 1984 (Ref), 2058 (Ref) | levels See hierarchy |
| forward-annotation constraints 1890 (Ref) generated clocks 1961 (Ref) | level-sensitive latches Verilog 108 (HDLRef) |
| GSR resource 1933 (Ref) | VHDL unwanted 350 (HDLRef) |
| I/O insertion 560 (UG) IP encryption 1966 (Ref) | level-sensitive latches (VHDL) |
| loc attribute 3439 (AttrRef) macro libraries 1925 (Ref) | using concurrent signal assignments 347 (HDLRef) |
| macros 1905 (Ref), 1925 (Ref) | using processes 348 (HDLRef) |
| map logic to macrocells 1936 (Ref) maximum cell fanin 1937 (Ref) | lib2syn using 1411 (Ref) |
| maximum terms/macrocell 1937 (Ref) | libraries |
| orca_padtype attribute 3445 (AttrRef) | general technology 1409 (Ref) |
| orca_props attribute 3449 (AttrRef) pad types (ORCA) 3445 (AttrRef) | macro, built-in 1407 (Ref), 302 (HDLRef) |
| percentage of design to optimize for | post-synthesis simulation 1763 (Ref) |
| timing 1937 (Ref) | technology-independent 1409 (Ref) Verilog |
| PICs 1966 (Ref) | macro 124 (HDLRef) |
| pipelining 1959 (Ref) | VHDL |
| product families 1888 (Ref) reports 1962 (Ref) | attributes and constraints 1408 |
| retiming 1960 (Ref) | (Ref), 302 (HDLRef) |
| updating compile points 1934 (Ref) | IEEE, supported 284 (HDLRef) |
| Lattice iCE65/iCE40 | Xilinx post-synthesis simulation 2172 (Ref) |
| gated clocks 1960 (Ref) | libraries (VHDL) 300 (HDLRef) |
| initial values 1906 (Ref) | |
| Lattice iCE65/iCE40 options 1953 (Ref) | library and package rules, VHDL 303 (HDLRef) |
| Lattice netlist 1889 (Ref) | library extensions 56 (UG) |
| Lattice options LatticeECP2 and LatticeECP/EC 1939 | library ieee 4029 (AttrRef) |
| (Ref) MachXO 1943 (Ref) | library packages (VHDL), accessing 302 (HDLRef) |
| ORCA 1937 (Ref) | library statement (VHDL) 303 (HDLRef) |
| Launch Identify Instrumentor command | library synplify 4029 (AttrRef) |
| 506 (CmdRef), 507 (CmdRef) | license |
| Launch Identify Instrumentor icon 1305 (Ref) | floating 602 (CmdRef) saving 603 (CmdRef), 59 (DebugRef) |
| launch_megawiz command 497 (CmdRef) | specifying in batch mode 6 (UG), 210 (CmdRef) |
| launch_vivado command 97 (CmdRef) | License Agreement command 602 |
| Icell primitive | (CmdRef), 59 (DebugRef) |
| Clearbox 666 (UG) | license queuing 755 (UG), 212 (CmdRef) |
| LCELLs 1851 (Ref) | blocking-style 755 (UG) DesignWare IP 757 (UG) |

| IP 757 (UG) | resource usage 1425 (Ref) |
|---|---|
| license release (synthesis) after P&R 1082 (UG) | retiming 1426 (Ref) summary of compile points 1425 (Ref) |
| license_release 1082 (UG) | timing 1425 (Ref) |
| licenses DesignWare multiprocessing 653 (UG) | log files checking FSM descriptions 569 (UG) checking information 267 (UG) |
| Limit Number of Paths 534 (CmdRef) | crossprobing to Physical Analyst 1054 |
| limitations SystemVerilog 141 (HDLRef) | (UG) pipelining description 540 (UG) |
| linkerlog file 1415 (Ref) | retiming report 544 (UG) |
| Linux, 64-bit mapping 449 (CmdRef) lists dependent files 143 (UG) | setting default display 268 (UG) shift register report (Intel) 517 (UG) state machine descriptions 565 (UG) viewing 267 (UG) |
| literal bit string 416 (HDLRef) | Log Watch Configuration dialog box 1278 (Ref) |
| literals SystemVerilog 145 (HDLRef) load_upf Tcl command 718 (CmdRef) | Log Watch window 1276 (Ref) Output Windows 1284 (Ref) popup menu 607 (CmdRef) positioning commands 1277 (Ref) |
| loc attribute (Lattice) 3439 (AttrRef) | Log Watch Window command 416 |
| local TMR 869 (UG) RAM 921 (UG) | (CmdRef) log filter Tcl command |
| localparams | syntax 98 (CmdRef) |
| Verilog 2001 57 (HDLRef) | log_report Tcl command 100 (CmdRef) |
| location constraints RLOC_ORIGIN 2136 (Ref) RLOCs with synthesis attribute 2099 (Ref), 2136 (Ref) RLOCs with xc_attributes 2134 (Ref) | logic expanding between objects 440 (UG) expanding from net 373 (UG), 437 (UG) expanding from net (Physical Analyst) 1063 (UG) |
| Log File HTML 420 (CmdRef) | expanding from pin 371 (UG), 436 (UG), 1060 (UG) |
| text 420 (CmdRef) log file continue on error 300 (UG) displaying 416 (CmdRef) remote access 273 (UG) Tcl commands for filtering 216 (CmdRef) | logic preservation syn_hier 553 (UG) syn_keep for nets 549 (UG) syn_keep for registers 549 (UG) syn_noprune 549 (UG) syn_preserve 549 (UG) |
| log file (.srr) 1421 (Ref) watching selected information 1276 (Ref) Log File command | logic synthesis translating UCF constraints 254 (UG) with design plan 19 (UG) |
| View menu 420 (CmdRef) | logical folders creating 91 (UG) |
| log file report 1421 (Ref) clock buffering 1424 (Ref) compiler 1422 (Ref) | logical operators VHDL 2008 412 (HDLRef) |
| mapper 1423 (Ref) net buffering 1424 (Ref) | loop statement 316 (HDLRef) |

| loop_limit directive 3441 (AttrRef) | Intel VHDL 1774 (Ref) |
|---|--|
| Lowercase command 403 (CmdRef) | Lattice 1925 (Ref) |
| LPM_RAM_DQ | macro libraries (Xilinx) 2102 (Ref) |
| VHDL example 527 (UG) | macromodule 14 (HDLRef) |
| black box method simulation flow 1869 (Ref) comparison of Intel instantiation methods 521 (UG) creating synthesis projects 702 (UG) generics method, Cypress 526 (UG) in .vqm 522 (UG) instantiating as black boxes 521 (UG) instantiating as black boxes (Intel) 522 (UG) instantiating with a Verilog library 528 (UG) instantiating with a Verilog library 528 (Intel methodology) 522 (UG) instantiating with VHDL prepared components 526 (UG) Intel megafunction example (Verilog) 522 (UG) Intel megafunction example (VHDL) 524 (UG) prepared components (Intel) 1816 (Ref) prepared components (Intel), example 526 (UG) using in Intel simulation flows 1868 (Ref) Verilog library simulation flow 1870 (Ref) VHDL prepared components instantiation example 527 (UG) | macros libraries 1407 (Ref), 302 (HDLRef) MATH18X18 block 1986 (Ref) Microsemi 1985 (Ref) preserving with syn_macro 3737 (AttrRef) SIMBUF 1986 (Ref) macros (Lattice) 1905 (Ref), 1925 (Ref) macros (Xilinx) 2102 (Ref) manhattan distance (Physical Analyst) 1050 (UG) manual compile points compared to automatic 586 (UG) flow 609 (UG) using with automatic 620 (UG) map logic to macrocells (Lattice) 1936 (Ref) map primitive 4151 (AttrRef) mapper output file (.srm) 1417 (Ref), 1419 (Ref) mapper report log file (.srr) 1423 (Ref) margin, slack 1362 (Ref) markers (Physical Analyst) adding 1048 (UG) adding with Go to Location 1049 (UG) deleting 1049 (UG) finding objects with 1047 (UG) |
| LPMs, Intel 521 (UG) | measuring with 1050 (UG) |
| LUT6_2 primitives 2144 (Ref) | moving 1049 (UG) |
| LUTRAM | navigating between 1050 (UG) |
| examples 1476 (Ref) | using 1048 (UG) |
| LUTRAMs 1476 (Ref) | Markers command 1048 (UG) |
| LUTRAMs, inferring 1474 (Ref), 1476 (Ref) | MAX 1850 (Ref) device options 1850 (Ref) |
| M | file format options 1853 (Ref) set_option device options 1852 (Ref) |
| mac_mult primitive Clearbox 666 (UG) | set_option synthesis options 1852 (Ref) MAX II |
| mac_out primitive | file format options 1850 (Ref) |
| Clearbox 666 (UG) | set_option device options 1849 (Ref) |
| macro libraries | set_option synthesis options 1849 (Ref) |
| Intel Verilog 1774 (Ref) | max_parallel_jobs variable 761 (UG) |

36

| maximum parallel jobs 760 (UG), 783 (UG), 572 (CmdRef) | Project 423 (CmdRef) |
|---|--|
| maximum terms/macrocell (Lattice) 1937 | Run 498 (CmdRef), 666 (CmdRef) Tools, Synplify Premier DP Design |
| (Ref) | Planner 667 (CmdRef) |
| MaxParallelJobs variable 760 (UG) | View 415 (CmdRef), 14 (DebugRef) |
| measurement tool | Message viewer |
| Physical Analyst 693 (CmdRef) | filtering messages 286 (UG) keyboard shortcuts 285 (UG) |
| MegaCore | saving filter expressions 287 (UG) |
| greybox flow with grey box netlist 677 (UG) | searching 285 (UG) using 284 (UG) |
| greybox flow with IP package 681 (UG) | using the F3 key to search forward 285 |
| MegaCore IP 682 (UG) | (UG) |
| Megacore IPs importing in a Quartus design 701 | using the Shift-F3 key to search backward 285 (UG) |
| (UG), 702 (UG) | message viewer |
| megafunctions | description 1280 (Ref) |
| altplls 1862 (Ref) | messagefilter.txt file 295 (UG) |
| Clearbox 1860 (Ref) | Messages |
| creating synthesis project 702 (UG) | Tcl Window command 415 (CmdRef), 14 |
| grey boxes 1862 (Ref) | (DebugRef) |
| inferring Clearbox information 667 (UG) | messages |
| instantiating Clearbox 671 (UG) using grey box netlist 677 (UG) | demoting 292 (UG) |
| | filtering 286 (UG) |
| MegaWizard importing cores from 682 (UG) | promoting 292 (UG) |
| launching Intel 497 (CmdRef) | saving filter information from command line 288 (UG) |
| Megawizard | saving filter information from GUI 287 |
| altplls 1862 (Ref) | (UG) |
| memory compiler 508 (CmdRef) | severity levels 293 (UG) |
| memory map information (MMI file) 511 | suppressing 292 (UG) writing messages to file 289 (UG) |
| (UG) | |
| memory usage | Messages Tab 1280 (Ref) |
| maximizing with HDL Analyst 445 (UG) | Microsemi |
| memory, saving 552 (CmdRef) | ACTgen macros 2048 (Ref) alsloc attribute 3393 (AttrRef) |
| menubar 18 (CmdRef), 9 (DebugRef) | alspin attribute 3397 (AttrRef) |
| | alspreserve attribute 3401 (AttrRef) |
| Menus | assigning I/O ports 3397 (AttrRef) |
| Import IP 485 (CmdRef) | attributes 2050 (Ref) |
| menus | black boxes 1985 (Ref) |
| context-sensitive | compile point synthesis 2046 (Ref) |
| See popup menus Edit 402 (CmdRef), 13 (DebugRef) | compile point timing data 2031 (Ref) |
| HDL Analyst 542 (CmdRef), 691 (CmdRef) | device options 2035 (Ref) directives 2050 (Ref) |
| Help 602 (CmdRef), 59 (DebugRef) | features 1984 (Ref) |
| Options 568 (CmdRef), 691 (CmdRef), 56 (DebugRef) | forward-annotation, constraints 2042 (Ref) |
| popup | I/O insertion 2030 (Ref) |
| See popup menus | |

| macro libraries 2047 (Ref) | navigating between views 1025 (UG) |
|---|---|
| macros 1985 (Ref) | mouse wheel operations 1297 (Ref) |
| MATH18X18 block 1986 (Ref) | Move command |
| Operating Condition Device Option 2033 (Ref) | floating toolbar window 1298 (Ref) |
| output netlist 1983 (Ref) | Log Watch window popup menu 1277 |
| pin numbers for bus ports 2044 (Ref) | (Ref) |
| preserving relative placement 3393 | Tcl window popup menu 1280 (Ref) |
| (AttrRef) product families 1982 (Ref) | moving between objects in the Hierarchy Browser 1324 (Ref) |
| reports 2045 (Ref) | moving GUI entities |
| retiming 2031 (Ref) | toolbar 1298 (Ref) |
| SIMBUF macro 1986 (Ref) | multicycle constraints |
| syn_radhardlevel attribute 3857 (AttrRef) | forward-annotating 1891 (Ref) |
| Tcl implementation options 2036 (Ref) | forward-annotation (Intel) 1876 (Ref) |
| Microsemi implementing RAM 1994 (Ref) | multicycle paths |
| Microsemil | clocks as from/to points 336 (CmdRef) |
| cable type settings 45 (DebugRef) | examples 326 (CmdRef) |
| MIF files | POS 334 (CmdRef) setting constraints 190 (UG) |
| missing 1789 (Ref) | setting constraints (Legacy) 232 (UG) |
| minPower library 652 (UG) | syn_reference_clock 3908 (AttrRef) |
| mitigation technology 865 (UG) | using different start/end clocks 325 |
| mixed block hierarchical synthesis flow 31 (UG) | (CmdRef) |
| | multidimensional array |
| mixed designs black boxes 280 (UG) | syntax restrictions 86 (HDLRef) Verilog 2001 63 (HDLRef) |
| troubleshooting 62 (UG) | |
| mixed language files 59 (UG) | multi-IICE tabs 4312 (DebugUG) |
| model template, VHDL 341 (HDLRef) | multi-IICE selection 45 (DebugRef) |
| models (TIBE OTT (TIBETOT) | multiple drivers |
| VHDL 94 (DebugRef) | resolving 182 (CmdRef) |
| modes | _ , , |
| cross triggering 50 (DebugRef) | Multiple File Compilation Unit Verilog panel 465 (CmdRef) |
| modules | multiple implementations 97 (UG), 54 |
| renaming 3491 (AttrRef), 3917 | (DebugRef) |
| (AttrRef), 4053 (AttrRef) | hierarchical projects 144 (UG) |
| modules, Verilog 94 (HDLRef) | running from project 97 (UG) |
| mouse button operations 1295 (Ref) | multiple projects |
| mouse operations 1293 (Ref) | displaying project files 576 (CmdRef) |
| Mouse Stroke Tutor 1294 (Ref) | multiple signal values 4296 (DebugUG), 4297 (DebugUG) |
| Mouse Stroke Tutor command 602 | multiple target technologies, |
| (CmdRef) | synthesizing with Tcl script 766 |
| mouse strokes | (UG) |
| pushing/popping objects 340 (UG), 402 (UG) | multiple-sheet schematics 1344 (Ref) |
| mouse strokes (Physical Analyst) | multiplexed groups |
| | |

| assigning 4222 (DebugUG), 11 (DebugRef) selecting 4288 (DebugUG) | using as input for logic design 254 (UG) |
|--|--|
| | nesting design details (display) 1352 (Ref |
| multiplexer (Verilog) 103 (HDLRef) multipliers DSP blocks 1987 (Ref) pipelining restriction 538 (UG) multipliers, pipelining 537 (UG) multi-port RAMs Xilinx implementations 2078 (Ref) MultiProcessing Continue on Error mode 571 (CmdRef) multiprocessing compile points 622 (UG) DesignWare licenses 653 (UG) | net buffering report, log file 1424 (Ref) net drivers displaying and selecting 545 (CmdRef) netlist editing 1147 (UG) commands 1148 (UG) RTL-level 1147 (UG) Tcl commands 1148 (UG) Netlist Editing Comands get_prop 758 (CmdRef) netlist editing commands 1148 (UG) netlist file 1420 (Ref) initial values (Verilog) 1539 (Ref) |
| maximum parallel jobs 760 (ÚG), 783 | netlist formats |
| (UG), 572 (CmdRef) multisheet schematics 396 (UG) for nested internal logic 433 (UG) searching just one sheet 411 (UG) transparent hierarchical instances 1346 (Ref) transparent instances 396 (UG) | Implementation Options dialog box, Implementation Results panel 455 (CmdRef) Netlist Restructure file (.nrf) 1405 (Ref) Netlist Restructure panel, Implementation Options dialog box 665 (CmdRef) |
| N | netlists importing from Vivado 718 (UG) |
| name spaces output netlist 419 (UG) technology view 413 (UG) | netlists (Physical Analyst) analyzing 1059 (UG) |
| name_format Tcl command 720 (CmdRef) | netlists for different vendors 1695 (Ref), 1889 (Ref), 1983 (Ref), 2057 |
| naming objects (VHDL) 291 (HDLRef) region 663 (CmdRef) naming rules 388 (CmdRef) | (Ref) nets expanding hierarchically from pins and ports 544 (CmdRef) |
| navigating among hierarchical levels by pushing and popping 1347 (Ref) with the Hierarchy Browser 1351 (Ref) among the sheets of a schematic 1344 (Ref) | expanding logic from 373 (UG), 437 (UG) finding by name 402 (CmdRef), 686 (CmdRef) preserving for probing with syn_probe 549 (UG) preserving with syn_keep 549 (UG), 3721 (AttrRef) |
| navigating among design views 333 (UG), 397 (UG) | properties 320 (UG), 390 (UG) properties (Physical Analyst) 698 (CmdRef) |
| ncf file cores 736 (UG) | selecting drivers 440 (UG) |
| ncf files | selecting instances on 545 (CmdRef) |
| output physical constraints (Legacy) 248 (UG) translating to sdc 257 (UG) | nets (Physical Analyst) adding markers 1048 (UG) expanding logic from 1063 (UG) |

| resetting the display 1035 (UG) routing 1033 (UG) | annotated properties for analyst 230 (CmdRef) |
|---|---|
| selecting instances 1063 (UG) signal flow 1035 (UG) | object search order (Timing Analyzer) 535 (CmdRef) |
| unfiltering for Find command 1043 (UG) | object types |
| nets (SystemVerilog) 176 (HDLRef) | Tcl find command 223 (CmdRef) |
| New command 396 (CmdRef), 658 (CmdRef), 8 (DebugRef) new Hierarchy Browser 346 (UG) | objects crossprobing 1341 (Ref) displaying compactly 591 (CmdRef) |
| New Implementation command 430 (CmdRef) | dissolving 1352 (Ref) expanding paths between 544 (CmdRef) filtering 546 (CmdRef) |
| New Project command 397 (CmdRef) | finding 699 (CmdRef) |
| New property 392 (UG) | finding on current sheet 411 (UG) |
| Next Bookmark command 403 (CmdRef) | flagging by property 391 (UG) |
| Next Error command 501 (CmdRef) | making transparent 1352 (Ref) selecting in Floorplan Editor 692 |
| Next Sheet command 417 (CmdRef) | (CmdRef) |
| next statement 319 (HDLRef) | selecting overlapping in Physical |
| NGC cores 734 (UG) | Analyst view 703 (CmdRef) |
| NGO core 734 (UG) | selecting/deselecting 395 (UG) unselecting |
| NIOS II, importing as greybox 685 (UG) | all in schematic 553 (CmdRef) |
| non-secure core flow synthesis 737 (UG) | objects (Physical Analyst) finding 1043 (UG) |
| Normal View command 416 (CmdRef) | finding by location 1047 (UG) |
| | overlapping 1036 (UG) |
| notes filtering 285 (UG) | select overlapping 1036 (UG) |
| sorting 285 (UG) | selecting 1035 (UG) |
| notes, definition 49 (UG) | objects (VHDL) |
| nram | naming 291 (HDLRef) |
| Xilinx implementations 2078 (Ref) | objects, schematic See schematic objects |
| nrf file 1405 (Ref) | OBUFDS |
| numeric_bit IEEE package (VHDL) 301 | inference 2129 (Ref) |
| (HDLRef) | OBUFTDS |
| numeric_std IEEE package (VHDL) 301 | inference 2129 (Ref) |
| (HDLRef) | OEM Content |
| 0 | subproject supported only for Lattice 636 (CmdRef) |
| object information | OFFSET constraints |
| status bar, HDL Analyst tool 1330 (Ref) | unsupported 1396 (Ref) |
| viewing in HDL Analyst tool 1330 (Ref) | OFFSET I/O constraints (Xilinx) 4187 (AttrRef) |
| object prefixes | Online help |
| Tcl find command 223 (CmdRef) | F1 key 1252 (Ref) |
| object properties | online help 37 (DebugRef) |
| | accessing 1252 (Ref) |
| | |

| opaque hierarchical instances 1333 (Ref) | options |
|---|---|
| are not flattened 1359 (Ref) | Achronix Speedster22iHD 1753 (Ref) |
| Open command | CPLDs (Xilinx) 2159 (Ref) |
| File menu 396 (CmdRef), 426 (CmdRef), 8 | Intel Cyclone 1843 (Ref) |
| (DebugRef) | Intel Stratix 1846 (Ref) |
| Open Project command 396 (CmdRef) | Lattice iCE65/iCE40 1953 (Ref) |
| open design | LatticeSC/SCM and LatticeXP 1941 (Ref) |
| with find and expand 213 (UG) | Project view 1314 (Ref) |
| - • • • • • | Frequency (Mhz) 1315 (Ref) |
| open_design command 103 (CmdRef) | FSM Compiler 1316 (Ref) |
| open_file command 104 (CmdRef) | FSM Explorer 1316 (Ref) Pipelining 1317 (Ref) |
| opening | Resource Sharing 1317 (Ref) |
| project 396 (CmdRef) | Retiming 1317 (Ref) |
| operators | prototyping 481 (CmdRef) |
| exponential 27 (HDLRef) | setting 149 (CmdRef) |
| set membership (SystemVerilog) 200 | setting with set_option Tcl command |
| (HDLRef) | 768 (UG) |
| state machine 73 (DebugRef) | Spartan (Xilinx) 2150 (Ref) |
| streaming (SystemVerilog) 197 (HDLRef) | Virtex (Xilinx) 2150 (Ref) |
| Tcl collection 240 (CmdRef) | options (Microsemi) 2036 (Ref) |
| type (SystemVerilog) 206 (HDLRef) | |
| Verilog 14 (HDLRef) | Options command |
| VHDL | Xilinx submenu 569 (CmdRef) |
| assignment 292 (HDLRef) | Options for implementation dialog box |
| Selected Name Support (SNS) 330 (HDLRef) | Implementation Results panel 453 (CmdRef) |
| sharing in case statements 325 | Options menu 568 (CmdRef), 691 |
| (HDLRef) | (CmdRef), 56 (DebugRef) |
| SNS 330 (HDLRef) | Quartus submenu (Intel) 569 (CmdRef) |
| VHDL 2008 condition 414 (HDLRef) | Options panel |
| VHDL 2008 logical 412 (HDLRef) | Implementation Options dialog box 447 |
| VHDL 2008 relational 416 (HDLRef) | (CmdRef) |
| operators (SystemVerilog) 186 (HDLRef) | orca_padtype attribute (Lattice) 3445 |
| operators (VHDL) 306 (HDLRef) | (AttrRef) |
| | |
| opt_file 1405 (Ref), 1415 (Ref) | orca_props attribute 3449 (AttrRef) |
| optimization | orig_inst_of property 393 (UG) |
| for area 533 (UG) | original source files |
| for timing 534 (UG) | searchpath 4313 (DebugUG) |
| generated clock 859 (UG) | original sources 4313 (DebugUG) |
| logic preservation. See logic preservation. | output buffers |
| mapper effort. See fast synthesis 535 | selection 4131 (AttrRef) |
| (UG) | |
| preserving hierarchy 553 (UG) | output constraints, setting 192 (UG) |
| preserving objects 549 (UG) | output constraints, setting (Legacy) 240 |
| state machines 563 (UG) | (UG) |
| tips for 532 (UG) | output drivers |
| option settings | slowing transition times 4179 (AttrRef) |
| reporting 87 (CmdRef) | transition time 4127 (AttrRef) |
| | |

| output files 1413 (Ref) _est.srr 1414 (Ref) .areasrr 1413 (Ref) .edf. See edif file | pad types industry standards 193 (UG) Lattice ORCA 3445 (AttrRef) Xilinx 4157 (AttrRef) |
|---|--|
| .est 1414 (Ref), 666 (CmdRef) .info 1414 (Ref) .sar 1417 (Ref) .srm 1417 (Ref), 1419 (Ref) | pads disabling I/O insertion 1749 (Ref) disabling I/O insertion (Xilinx) 2089 (Ref) |
| .srp 1417 (Ref), 543 (CmdRef) | Pan command 416 (CmdRef) |
| .srr 1421 (Ref) watching selected information 1276 (Ref) .srs 1417 (Ref) | panels Implementation Options dialog box Design Planning 665 (CmdRef) Netlist Restructure 665 (CmdRef) |
| .ta 1419 (Ref) | parallel jobs 760 (UG) |
| .vhm 1420 (Ref) .vm 1420 (Ref) | parallel_case directive 3453 (AttrRef) |
| .xnf (Xilinx). See xnf files (Xilinx). 2056 (Ref) | parameter data types SystemVerilog 178 (HDLRef) |
| log. See log file netlist 1420 (Ref) | parameter passing 63 (UG) boolean generics 62 (UG) |
| specifying 107 (UG) srs See srs file | parameterized modules instrumenting 4214 (DebugUG) |
| See also files | parameters |
| output netlists finding objects 419 (UG) | extracting from Verilog source code 111 (UG) overriding HDL 89 (CmdRef) |
| Output Windows 1284 (Ref) | SYNCore adder/subtractor 1649 (Ref) |
| overlapping objects selecting in Physical Analyst view 703 (CmdRef) | SYNCore byte-enable RAM 1617 (Ref) SYNCore counter 1671 (Ref) SYNCore FIFO 1562 (Ref) |
| overriding FSM Compiler 1844 (Ref), 1847 (Ref), 168 (CmdRef) | SYNCore RAM 1595 (Ref) SYNCore ROM 1632 (Ref) |
| overriding parameter value, Verilog 97 (HDLRef) | parity bus, Xilinx block RAM 2078 (Ref) part selection options 99 (UG) |
| overutilization 280 (UG) | partdata tcl command 105 (CmdRef) |
| Overview of the Synopsys FPGA Synthesis Tools 1242 (Ref) | partial buses instrumenting 4218 (DebugUG) |
| п | partition flow, Xilinx 1120 (UG) |
| package library, adding 82 (UG) | partitioned RTL view file (.srp) 1417 (Ref), 543 (CmdRef) |
| packages 240 (HDLRef) VHDL 2008 425 (HDLRef) | partitioning (Synplify Premier) bit slicing 1013 (UG) |
| VHDL 2008 generics 428 (HDLRef) | partitioning of schematics into sheets |
| packages, VHDL 300 (HDLRef) | 1344 (Ref) |
| pad cell insertion file, Intel 1779 (Ref) | passwords |
| pad locations | encryption 36 (DebugRef) |
| See also pin locations | encryption/decryption 31 (DebugRef) |

| Paste - Replicate command 661 (CmdRef) | crossprobing to Technology view 1057 |
|---|---|
| Paste command 402 (CmdRef), 13 | (UG) device view 1691 (Ref) |
| (DebugRef) | displaying instances 1029 (UG) |
| pasting 1300 (Ref) | Enhanced Instance Display 689 (CmdRef |
| path constraints | identifying encrypted IP objects 1050 |
| false paths 204 (UG) | (UG) |
| false paths (Legacy) 242 (UG) | input files 1689 (Ref) |
| path delays | instance commands 694 (CmdRef) |
| clocks as from/to points 337 (CmdRef) | net commands 696 (CmdRef) |
| | opening 1022 (UG) |
| path filtering 534 (CmdRef) | overlapping objects 1036 (UG) |
| path names 14 (DebugRef) | properties 1038 (UG), 697 (CmdRef) |
| path separator 12 (DebugRef) | routing nets 1688 (Ref) |
| pathnames | using Block Inputs Map 1073 (UG) |
| using wildcards for long names (Find) | using Block Utilization Map 1072 (UG) |
| 414 (UG) | using implementation maps 1066 (UG) |
| paths | using Routing Congestion map 1070 |
| crossprobing 426 (UG) | (UG) using Slack Map 1074 (UG) |
| expanding hierarchically from pins and | |
| ports 544 (CmdRef) | Physical Analyst view |
| tracing between objects 440 (UG) | adding markers 1049 (UG) |
| tracing from net 373 (UG), 437 (UG) | Configure Enhanced Instance Display command 687 (CmdRef) |
| tracing from pin 371 (UG), 436 (UG) | critical paths 484 (UG) |
| paths (Physical Analyst) | Cross Probing command 687 (CmdRef) |
| tracing between objects 1065 (UG) | crossprobing 1052 (UG) |
| tracing from net 1063 (UG) | displaying net signal flow 1035 (UG) |
| tracing from pin 1060 (UG) | Expand commands 1060 (UG) |
| pattern matching | filter command 687 (CmdRef) |
| Find command (Tcl) 206 (UG) | filtering 1059 (UG) |
| pattern searching 162 (UG) | Find command 699 (CmdRef) |
| - , , , | finding objects 1043 (UG), 699 (CmdRef) |
| pd_strategy property, UPF 1227 (UG) | Go to Location command 1047 (UG), 688 |
| PDF | (CmdRef) |
| cutting from 51 (UG) | instance properties 697 (CmdRef) |
| percentage of design to optimize for | net properties 698 (CmdRef) |
| timing | Physical Analyst Properties command |
| Lattice 1937 (Ref) | 687 (CmdRef) selecting objects 1035 (UG) |
| performance summary, timing report | Selecting objects 1000 (00) Selection Transcription command 687 |
| 1428 (Ref) | (CmdRef) |
| Physical Analyst | Show Critical Path command 687 |
| analyzing netlists 1059 (UG) | (CmdRef) |
| command summary 692 (CmdRef) | tool tips (Physical Analyst) 1041 (UG) |
| context window 1026 (UG) | unfilter command 687 (CmdRef), 693 |
| control panel 1023 (UG), 1687 (Ref), 1689 | (CmdRef) |
| (Ref) | using markers 1048 (UG) |
| cross probing 688 (CmdRef) | zoom selected objects 1024 (UG) |
| crossprobing from text files 1054 (UG) | physical constraints |
| crossprobing RTL view 1056 (UG) | |

| design-plan based logic synthesis 19 (UG) | expanding logic from 371 (UG), 436 (UG), 1060 (UG) |
|--|--|
| translating QSF constraints 1382 (Ref), 124 (CmdRef) Xilinx output file (Legacy) 248 (UG) | expanding paths between 544 (CmdRef) isolating paths from 1363 (Ref), 550 (CmdRef) |
| physical constraints (Design Planner - Intel) | maximum on schematic sheet 595 (CmdRef) |
| Intel guidelines 1002 (UG) | properties 320 (UG), 390 (UG) |
| physical constraints (Design Planner -Xilinx) Xilinx guidelines 1011 (UG) | pipelining adding attribute 539 (UG) definition 537 (UG) multipliers 538 (UG) |
| physical coordinates marking 1048 (UG) | option 1317 (Ref) prerequisites 537 (UG) |
| physical optimization description 1244 (Ref) | syn_pipeline attribute 3827 (AttrRef) whole design 538 (UG) |
| physical synthesis translating QSF constraints 124 (CmdRef) | pipelining (Lattice) 1959 (Ref) pipelining (Xilinx) 2140 (Ref) |
| physical synthesis netlist file (.srp) 543 (CmdRef) | Pipelining option, Project view 1317 (Ref) Place & Route |
| PICs 1966 (Ref) | creating a new options file for Xilinx 629 (CmdRef) |
| pin assignment (Design Planner) 983 (UG) assigning clock pins 986 (UG) crossprobing 991 (UG) | place & route run from the synthesis tool 627 (CmdRef) |
| temporary assigns 988 (UG) pin assignment tool (Design Planner) 979 | Place & Route options file 628 (CmdRef) adding for Xilinx 628 (CmdRef) |
| (UG) pin assignments (Design Planner) | place & route options file specifying 628 (CmdRef) |
| temporary 988 (UG) | place & route timing correlation tab 524 (CmdRef) |
| pin location constraints QSF 1382 (Ref) | place and route |
| pin locations forward annotating 3729 (AttrRef) Lattice 3439 (AttrRef) | black boxes 280 (UG) Place and Route constraint file (Microsemi) 2042 (Ref) |
| Microsemi 3397 (AttrRef) specifying (Xilinx) 2090 (Ref), 2122 (Ref) | Place and Route panel Implementation Options dialog box 483 (CmdRef) |
| pin names, displaying 435 (UG) | place and route tcl commands |
| pins displaying | job 96 (CmdRef) |
| on transparent instances 1337 (Ref) displaying names 590 (CmdRef) | place-and-route customizing Vivado option file 1103 (UG) |
| displaying on technology-specific primitives 1338 (Ref) | Platform Designer 706 (UG) |
| displaying on transparent instances 551 | PLL constraints 1778 (Ref) |
| (CmdRef) expanding hierarchically from 544 | PLLs defining clocks (Legacy) 237 (UG) |
| (CmdRef) | pointers, mouse |

| cross-hairs 1296 (Ref) push/pop arrows 1350 (Ref) | post-compile instrumentation 4214 (DebugUG) |
|--|--|
| zoom 416 (CmdRef) popping up design hierarchy 1347 (Ref) | post-synthesis constraints with adc 464 (UG) |
| popup menus | post-synthesis simulation 1762 (Ref) |
| floating toolbar 1298 (Ref) FSM Viewer 610 (CmdRef) | post-synthesis simulation, Xilinx 2172 (Ref) |
| Hierarchy Browser 641 (CmdRef) Log Watch window 1277 (Ref), 1278 (Ref), 607 (CmdRef) | power domains selective corruption 1223 (UG) |
| Log Watch window positioning 1277 (Ref) | power domains, UPF 1203 (UG) |
| Project view 613 (CmdRef) | power_domain property, UPF 1227 (UG) |
| RTL view 641 (CmdRef), 10 (DebugRef) Tcl window 1280 (Ref), 607 (CmdRef), 9 | pragma translate_off directive 3457 (AttrRef) |
| (DebugRef) Technology view 641 (CmdRef), 10 (DebugRef) | pragma translate_on directive 3457 (AttrRef) |
| port context 154 (UG) | precedence of constraint files 1370 (Ref |
| port mismatches | pre-configured triggers 4291 (DebugUG) |
| black boxes in synthesized netlist 281 (UG) | predefined enumeration types (VHDL) 287 (HDLRef) |
| port placement 4147 (AttrRef) | predefined functions VHDL 2008 423 (HDLRef) |
| ports | predefined packages (VHDL) 301 (HDLRef |
| displaying names 590 (CmdRef) expanding hierarchically from 544 | |
| (CmdRef) expanding paths between 544 (CmdRef) | preferences crossprobing to place-and-route file 398 (UG) |
| false path constraint 204 (UG) false path constraint (Legacy) 242 (UG) | displaying Hierarchy Browser 398 (UG) displaying labels 399 (UG) |
| finding by name 402 (CmdRef) | HDL Analyst tool 1344 (Ref) |
| isolating paths from 550 (CmdRef) properties 320 (UG), 390 (UG) | project file display 575 (CmdRef) |
| selecting all in schematic 553 (CmdRef) | RTL and Technology views 398 (UG) sheet size (UI) 398 (UG) |
| ports (VHDL) 297 (HDLRef) Ports command | Preferences command Design Planner tools menu 668 (CmdRef |
| schematic 553 (CmdRef) sheet 553 (CmdRef) | Preferences dialog box Design Planner 668 (CmdRef) |
| ports connections (SystemVerilog) 248 (HDLRef) | Preferred License Selection command 603 (CmdRef), 59 (DebugRef) |
| POS interface 333 (CmdRef) | prefixes Timing Analyzer points 535 (CmdRef) |
| POS interface | PREP benchmarks |
| using 200 (UG) | Verilog 125 (HDLRef) |
| post place and route resynthesis 1129 | VHDL 405 (HDLRef) |
| (UG) Intel 1129 (UG) | prepared components Intel VHDL 1816 (Ref) |
| Xilinx 1133 (UG) | preserving region resources |
| post_route.dcp file 1110 (UG) | |

| Design Plan Editor view 994 (UG) | Product of Sums interface. See POS |
|---|---|
| Previous bookmark command 403 | interface |
| (CmdRef) Previous Error/Warning command 501 | program_terminate command 109 (CmdRef) |
| (CmdRef) | program_version command 110 (CmdRef) |
| Previous Sheet command 417 (CmdRef) | project command 57 (DebugRef) |
| primitive instances 1332 (Ref) | archiving projects 165 (UG) |
| primitives dividing 195 (CmdRef) initial values 514 (UG) internal logic, displaying 591 (CmdRef) pin name display 435 (UG) pin names in Technology view 1338 (Ref) pushing into with mouse stroke 341 | copying projects 175 (UG) CPLDs (Xilinx) 2161 (Ref) Intel file formats 1858 (Ref) Spartan (Xilinx) 2157 (Ref) unarchiving projects 171 (UG) Virtex (Xilinx) 2157 (Ref) XC4000 (Xilinx) 2157 (Ref) |
| (UG), 403 (UG) | project file hierarchy 91 (UG) |
| viewing internal hierarchy 431 (UG) primitives (Synplify Premier) breaking up large 1013 (UG) | project files 4237 (DebugUG) adding files 84 (UG) adding source files 80 (UG) |
| primitives, Verilog 17 (HDLRef) | batch mode 752 (UG) creating 80 (UG) |
| Print command 396 (CmdRef), 8 (DebugRef) | definition 80 (UG) |
| Print Setup command 396 (CmdRef), 8 (DebugRef) | deleting files from 84 (UG) opening 84 (UG) |
| printing view 396 (CmdRef) | organization into folders 575 (CmdRef) replacing files in 84 (UG) updating include paths 89 (UG) |
| printing image Create Image command 396 (CmdRef), 8 (DebugRef) | VHDL library 82 (UG) project files (.prj) 11 (UG), 1405 (Ref) |
| priority encoding 3453 (AttrRef) | Project Files view 1260 (Ref) |
| private key 631 (UG) | Project menu 423 (CmdRef) |
| prj file 11 (UG), 1405 (Ref) | commands 423 (CmdRef) |
| probes | Project Options command 617 (CmdRef) |
| adding in source code 570 (UG) definition 570 (UG) inserting 3849 (AttrRef) retiming 547 (UG) | project results Implementation Directory 1271 (Ref) Process View 1272 (Ref) Project Status View 1263 (Ref) |
| process keyword (VHDL) 311 (HDLRef) | Project Results View 1263 (Ref) |
| process template (VHDL) modeling combinational logic 311 (HDLRef) | project status report remote access 273 (UG) |
| | Project Status View 1263 (Ref) |
| process template, VHDL 343 (HDLRef) | project Tcl command 111 (CmdRef) |
| Process View 1272 (Ref) | Project toolbar 1299 (Ref) |
| processes, VHDL 340 (HDLRef) | Project view 1256 (Ref) buttons and options 1314 (Ref) |
| process-level hierarchy 1013 (UG) Product of Sums See POS | display settings 575 (CmdRef) options 1314 (Ref) |

| popup menu 613 (CmdRef) setting up 573 (CmdRef) Synplify Premier/DP 1256 (Ref) Synplify Pro 1256 (Ref) Synplify tool 1256 (Ref) Project View Options command 568 (CmdRef) | instances in Physical Analyst 697 (CmdRef) nets in Physical Analyst 698 (CmdRef) View menu Synplify Premier DP Design Planner 662 (CmdRef) prototypes |
|---|---|
| Project window 1256 (Ref) | fast turnaround 1195 (UG) |
| project_data Tcl command 120 (CmdRef) | initial 1193 (UG) optimizing timing 1196 (UG) |
| project_file Tcl command 121 (CmdRef) | QoR 1196 (UG) |
| project_folder Tcl command 123 (CmdRef) project_name_cck.rpt file 1440 (Ref) | prototyping 1185 (UG) converting ASIC designs 1188 (UG) guidelines 1189 (UG) using hyper source threading 656 (UG) |
| projects | |
| adding files 426 (CmdRef) archiving 165 (UG) | prototyping options 481 (CmdRef) public key 631 (UG) |
| closing 397 (CmdRef) copying 175 (UG) | pulsewidth mode complex counter 52 (DebugRef) |
| creating (Build Project) 396 (CmdRef) creating (New) 397 (CmdRef) | Push Tristates Verilog panel 465 (CmdRef) |
| creating new 57 (DebugRef) displaying multiple 576 (CmdRef) | Push/Pop Hierarchy command 417 |
| files after importing from Quartus 699 (UG) | (CmdRef) |
| importing 57 (DebugRef) importing from Quartus 695 (UG) instrumenting 4237 (DebugUG) opening 396 (CmdRef), 57 (DebugRef) restoring archives 171 (UG) | Push/Pop mode HDL Analyst 402 (UG) keyboard shortcut 404 (UG) using 340 (UG), 341 (UG), 402 (UG), 404 (UG) push/pop mode, HDL Analyst tool 1347 |
| Promote Global Buffer Threshold (Microsemi) 2029 (Ref) | (Ref) |
| properties | pwd command 58 (DebugRef) |
| copying and pasting (Physical Analyst) | Q |
| displaying with tooltip 320 (UG), 390 (UG) encrypted IP cells (Physical Analyst) 1050 (UG) | QoR prototypes 1196 (UG) |
| find command 230 (CmdRef) finding objects with Tcl find -filter 207 (UG) | qout out std_logic_vector (7 4029 (AttrRef) |
| orig_inst_of 393 (UG) Physical Analyst 697 (CmdRef) | qsf importing 696 (UG) translating I/O constraints 245 (UG) |
| project 120 (CmdRef) reporting for collections 221 (UG) viewing for individual objects 320 | QSF constraints example 1383 (Ref) |
| (UG), 390 (UG) | qsf file translated files for synthesis 699 (UG) |
| Properties command Design Planner 663 (CmdRef) | qsf2sdc syntax 124 (CmdRef) |
| | |

| translating constraints 245 (UG) | question mark wildcard, Find command |
|---|--|
| qsf2syn utility 125 (CmdRef) | 355 (UG), 414 (UG) |
| syntax 125 (CmdRef) | quitting a synthesis run 505 (CmdRef) |
| qsf2syn.log file 698 (UG) | В |
| Qsys 706 (UG) | R |
| qualified sampling 4304 (DebugUG), 20 (DebugRef) | radiation effects. See high reliability radix |
| Quartus | sampled data 4294 (DebugUG) |
| batch mode 1086 (UG) | RAM |
| converting constraints to sdc 1382 (Ref), 124 (CmdRef) | byte-wide write enable RAM (Intel) 1782 (Ref) |
| edif and vqm file names 1880 (Ref) | local TMR 921 (UG) |
| imported settings and constraints 700 (UG) | MMI file 511 (UG) |
| importing design with Megacore IP 701 | UPF retention strategy 1219 (UG) |
| (UG) | RAM implementations |
| importing design with megafunctions | Microsemi 1994 (Ref) |
| 702 (UG) importing LPMs 702 (UG) | RAM inference 1451 (Ref) |
| importing El Ws 702 (UG) | Arria 1780 (Ref) |
| importing projects from 695 (UG) | Cyclone 1780 (Ref) Intel Stratix 1780 (Ref) |
| importing projects from, qsf2syn syntax | using attributes 1453 (Ref) |
| 125 (CmdRef) | RAM inference (Intel) 1780 (Ref) |
| incremental flows 1087 (UG) integrated flow 1084 (UG) | RAM mapping |
| interactive flow 1085 (UG) | Intel Stratix 1781 (Ref) |
| library versions 1774 (Ref) | RAM MMI file |
| qsf2sdc utility. See qsf2sdc 1382 (Ref), 124 (CmdRef) | syn_ram_write_mem attribute 3867 (AttrRef) |
| supported constraints for import 700 (UG) | RAM resources 20 (DebugRef) |
| supported project settings for import 700 (UG) | RAM with control signals examples 1481 (Ref) |
| synthesis project files 699 (UG) | ram_block primitive |
| Quartus Fast Fit flow 1088 (UG) | Clearbox 666 (UG) |
| Quartus II Incremental Compilation flow 1089 (UG) | RAMs 506 (UG) compiling with SYNCore 1587 (Ref) |
| Quartus II Incremental Synthesis running 1089 (UG) | ECC 922 (UG) implementation styles 3871 (AttrRef) |
| Quartus incremental compilation flow 1087 (UG) | inferring block RAM 1455 (Ref) initial values (Verilog) 1533 (Ref) |
| Quartus megafunctions | initializing 506 (UG) |
| pad cell insertion 1779 (Ref) | initializing values (Xilinx) 2111 (Ref) |
| Quartus Prime 1084 (UG) | mapping LUTRAMs 1474 (Ref) multi-port, Xilinx 2078 (Ref) |
| QUARTUS_ROOTDIR variable | SYNCore 1587 (Ref) |
| inferring Clearbox megafunctions 668 | SYNCore, byte-enable 1610 (Ref) |
| (UG), 706 (UG) | technology support 3875 (AttrRef) |
| instantiating Clearbox 671 (UG) | TMR 921 (UG) |

| RAMs, inferring advantages 1450 (Ref) | Registers panel using SCOPE 189 (UG) |
|---|---|
| recent projects, opening 397 (CmdRef) | Registers panel, SCOPE 309 (CmdRef) |
| recording command 133 (CmdRef) | regular expressions Tcl find command 224 (CmdRef) |
| records partially instrumented 4221 (DebugUG) | relational operators |
| Redo command 402 (CmdRef), 13 (DebugRef) | VHDL 2008 416 (HDLRef) relative location |
| reference manual, role in document set 1241 (Ref) | alsloc (Microsemi) 3393 (AttrRef) xc_map (Xilinx) 4151 (AttrRef) |
| Refresh command 607 (CmdRef) | xc_rloc 4173 (AttrRef) xc_uset 4193 (AttrRef) |
| region clock buffers (BUFR) 2129 (Ref) | relative placement. See RLOCs |
| Region Properties dialog box 663 (CmdRef) regions | relative position, Xilinx components 2099 (Ref) |
| assigning critical paths 39 (CmdRef) creating 48 (CmdRef) | Reload command 641 (CmdRef) |
| retiming 548 (UG) | remote access status reports 273 (UG) |
| regions (Design Planner) preserving logic and memory resources 994 (UG) | Remove Files From Project command 423 (CmdRef) |
| replicating logic manually replicating instances (Design | Remove Implementation command 615 (CmdRef) |
| Planner) 999 (UG) regions, naming 663 (CmdRef) | remove_from_collection command 290 (CmdRef) |
| register balancing. See retiming | removing |
| register constraints, setting (Legacy) 232 (UG) | bookmark (Text Editor) 1286 (Ref) window (view) 1298 (Ref) |
| register inference (Xilinx) 2080 (Ref) | Replace command |
| Register Naming Guidelines for Local TMR 902 (UG) | Text Editor 403 (CmdRef) replacing |
| register packing | text 413 (CmdRef) |
| See also syn_useioff attribute 2119 (Ref) Intel 1865 (Ref) | Replicated Assignments dialog box 668 (CmdRef) |
| syn_useioff attribute, Intel 4079 (AttrRef) Xilinx 2119 (Ref) | replication controlling 557 (UG) |
| registers | disabling 3919 (AttrRef) |
| boundary scan 4272 (DebugUG) DDR (Xilinx) 2082 (Ref) | Intel 1840 (Ref) |
| false path constraint 204 (UG) | report_clocks command 134 (CmdRef) report_messages command 136 (CmdRef) |
| false path constraint (Legacy) 242 (UG) | |
| inferring clock enables (Xilinx) 2080 (Ref) INIT value 2117 (Ref) | reports constraint checking (cck.rpt) 1440 (Ref) |
| preserving with syn_preserve 3833 | gated clock conversion 818 (UG) |
| (AttrRef) | hierarchical area report 1437 (Ref) |
| UPF retention strategy 1216 (UG) | resource usage (Xilinx) 2163 (Ref) resource usage, Intel 1871 (Ref) |
| registers (VHDL) 342 (HDLRef) | resource usage, Lattice 1962 (Ref) |

| shift registers, Intel 517 (UG) timing report (.ta file) 519 (CmdRef) | effect on attributes and constraints 545 (UG) |
|--|--|
| reports (Lattice) 1962 (Ref) | example 543 (UG) |
| reset_path timing constraint 349 (CmdRef) | overview 541 (UG) probes 547 (UG) |
| resets packing in Intel DSP blocks 1814 (Ref) Verilog 110 (HDLRef) VHDL 353 (HDLRef) detecting problems 362 (HDLRef) | regions 548 (UG) report 544 (UG) report, log file 1426 (Ref) simulation behavior 546 (UG) syn_allow_retiming attribute 3461 |
| Resolve Multiple Drivers option 182 (CmdRef) | (AttrRef) retiming (Lattice) 1960 (Ref) |
| Resolve Selection dialog box 703 (CmdRef) | retiming (Microsemi) 2031 (Ref) |
| resolving conflicting timing constraints 338 (CmdRef) | retiming (Xilinx) 2140 (Ref) |
| Resource Center See Technical Resource Center resource library (VHDL), creating 303 | Retiming option, Project view 1317 (Ref) return codes 753 (UG) RLOC_ORIGINs specifying 2136 (Ref) |
| (HDLRef) resource sharing 1974 (Ref) optimization technique 533 (UG) overriding option with syn_sharing 560 (UG) Resource Sharing option 450 (CmdRef) results example 560 (UG) | RLOCs 2099 (Ref), 2134 (Ref), 2136 (Ref) specifying with synthesis attribute 2099 (Ref), 2136 (Ref) specifying with xc attributes 2134 (Ref) ROM block RAM mapping (Xilinx) 2079 (Ref) |
| syn_sharing directive 3969 (AttrRef) using 559 (UG) VHDL 325 (HDLRef) | ROM compiler SYNCore 1625 (Ref) |
| Resource Sharing option, Project view 1317 (Ref) | ROM inference (Intel) 1787 (Ref) ROM inference examples 1550 (Ref) |
| resource usage 279 (UG) | ROM initialization with rom.info file 1553 (Ref) |
| resource usage report, log file 1425 (Ref) | with Verilog generate block 1554 (Ref) |
| resource utilization. See resource usage | rom.info file 404 (UG), 1550 (Ref) |
| resourceUsage61 2164 (Ref) | ROMs |
| restrictions instrumenting buffers 4217 (DebugUG) | Intel implementations 1788 (Ref) pipelining 537 (UG) |
| resynthesis compile points 603 (UG) forcing with Resynthesize All 603 (UG) forcing with Update Compile Point Timing Data 603 (UG) | SYNCore 1627 (Ref) viewing data table 404 (UG) routability synthesis using 576 (UG) Routing Congestion map |
| Resynthesize All command 498 (CmdRef) | Physical Analyst 1070 (UG) |
| retention RAMs 1218 (UG) | routing nets (Physical Analyst) 1688 (Ref) RTL |
| retention power strategy 1215 (UG) | netlist editing 1147 (UG) |
| retiming | RTL static analysis |
| | |

| using SpyGlass linting 71 (UG) | run_vivado.tcl file 1103 (UG) |
|--|---|
| RTL view 1320 (Ref) See also HDL Analyst | running P&R license release (synthesis) 1082 (UG) |
| analyzing clock trees 455 (UG) | running place & route 627 (CmdRef) |
| continue on error 301 (UG) crossprobing collection objects 216 (UG) crossprobing description 423 (UG) | runtime continue on error 298 (UG) |
| crossprobing from 424 (UG) crossprobing from Text Editor 425 (UG) defined 388 (UG) | S |
| description 387 (UG) | safe case 910 (UG) |
| displaying 1301 (Ref), 104 (CmdRef) | Safe Case FSMs 949 (UG) |
| file (.srs) 1417 (Ref) | Safe Encoding FSMs 950 (UG) |
| filtering 369 (UG), 434 (UG) finding objects with Find 411 (UG) finding objects with Hierarchy Browser 345 (UG), 409 (UG) | safe FSM 908 (UG) using Hamming Distance 3 915 (UG) using safe case 910 (UG) |
| flattening hierarchy 381 (UG), 441 (UG) highlighting collections 221 (UG) | sample buffer 4294 (DebugUG) trigger position 4293 (DebugUG) |
| opening 317 (UG), 389 (UG) opening hierarchical view 543 (CmdRef) | sample clock 936 (UG), 21 (DebugRef) |
| popup menu 641 (CmdRef), 10 (DebugRef) | sample data 91 (DebugRef) |
| popup menu commands 641 (CmdRef) | sample modes 4304 (DebugUG) |
| primitives Verilog 113 (HDLRef) VHDL 354 (HDLRef) | sampled data changing radix 4294 (DebugUG) compressing 4240 (DebugUG), 4292 |
| selecting/deselecting objects 395 (UG) sequential shift components 516 (UG) setting preferences 398 (UG) | (DebugUG), 4305 (DebugUG) display controls 4294 (DebugUG) masking 4292 (DebugUG) |
| state machine implementation 565 (UG) traversing hierarchy 401 (UG) RTL views | sampling in folded hierarchy 4223 (DebugUG) qualified 20 (DebugRef) |
| hierarchical projects 160 (UG) | sampling block 24 (DebugRef) |
| hierarchical subprojects 142 (UG) | |
| rules library and package, VHDL 303 (HDLRef) Run All Implementations command 501 | sampling signals 4216 (DebugUG), 4217 (DebugUG), 4223 (DebugUG), 4226 (DebugUG), 4228 (DebugUG), 4231 (DebugUG), 10 (DebugRef), 19 |
| (CmdRef) | (DebugRef) |
| Run Background Compile command 569 (CmdRef) | sar file Archive Project command 433 (CmdRef) |
| run command 4290 (DebugUG), 59 (DebugRef), 15 (DebugRef) | Save All command 396 (CmdRef), 8 (DebugRef) |
| Run Foreground Compile command 569 | Save As command 396 (CmdRef) |
| (CmdRef) | Save command 396 (CmdRef) |
| Run menu 498 (CmdRef), 666 (CmdRef) Run Tcl Script command 501 (CmdRef) | scalable adder, creating (Verilog) 97 (HDLRef) |
| run_vivado.tcl See alsoVivado, options file | scalable architecture, using (VHDL) 395 (HDLRef) |

| scalable designs (VHDL) 393 (HDLRef) | size in view, changing 1320 (Ref) |
|--|--|
| scaling by overriding parameter value, | unfiltered 1327 (Ref) |
| Verilog | unfiltering 1356 (Ref) |
| with # 97 (HDLRef) | unselecting objects 553 (CmdRef) |
| with defparam 97 (HDLRef) | SCOPE |
| scan chains | adding attributes 121 (UG) |
| Intel DSP blocks 1792 (Ref) | adding probe insertion attribute 571 (UG) |
| schematic objects crossprobing 1341 (Ref) | assigning Xilinx pin locations 2123 (Ref) |
| definition 1330 (Ref) | Attributes panel 189 (UG), 313 (CmdRef) |
| displaying compactly 591 (CmdRef) | case sensitivity for Verilog designs 206 (UG) |
| dissolving 1352 (Ref) | clock groups 297 (CmdRef) |
| expanding paths between 544 (CmdRef) | Clocks panel 188 (UG), 296 (CmdRef) |
| filtering 546 (CmdRef) finding 1339 (Ref) | collections compared to Tcl script |
| making transparent 1352 (Ref) | window 214 (UG) |
| status bar information 1330 (Ref) | Collections panel 188 (UG), 304 (CmdRef) Compile Points panel 189 (UG), 316 |
| unselecting all 553 (CmdRef) | (CmdRef) |
| Schematic Options 348 (UG) | creating compile-point constraint file 616 (UG) |
| schematic sheets 1344 (Ref) | defining compile points 612 (UG) |
| hierarchical (definition) 1344 (Ref) | Delay Paths panel 189 (UG), 310 (CmdRef) |
| navigating among 1344 (Ref) | drag and drop 197 (UG) |
| setting size 1344 (Ref) | editing operations 198 (UG) |
| schematics | for legacy sdc 1374 (Ref) |
| configuring amount of logic on a sheet 1344 (Ref) | Generated Clocks panel 188 (UG), 301 (CmdRef) |
| crossprobing 1341 (Ref) | I/O pad type 193 (UG) |
| displaying labels 590 (CmdRef) | I/O Standards panel 189 (UG), 314 |
| filtered 1327 (Ref) filtering commands 1355 (Ref) | (CmdRef) Inputs/Outputs panel 189 (UG), 306 |
| flattening 546 (CmdRef) | (CmdRef) |
| flattening compared with filtering 1359 | multicycle paths 203 (UG) |
| (Ref) | pipelining attribute 539 (ÚG) |
| flattening selectively 1358 (Ref) | Registers panel 189 (UG), 309 (CmdRef) |
| hierarchical (definition) 1344 (Ref) | setting compile point constraints 616 |
| multiple-sheet 1344 (Ref) | (UG) |
| multiple-sheet. <i>See also</i> schematic sheets | setting constraints (FDC) 182 (UG) specifying constraints 188 (UG) |
| multisheet. See multisheet schematics | specifying RLOCs 2099 (Ref), 2134 |
| navigating sheets 416 (CmdRef) | (Ref), 2136 (Ref) |
| object information 1330 (Ref) | state machine attributes 503 (UG) |
| opening hierarchical RTL 543 (CmdRef) | TCL View 189 (UG), 319 (CmdRef) |
| page size 398 (UG) | SCOPE editor |
| partitioning into sheets 1344 (Ref) | using 182 (UG) |
| selecting/deselecting objects 327 | SCOPE panels |
| (UG), 395 (UG) | entering and editing constraints 188 |
| sheet connectors 1331 (Ref), 591 (CmdRef) sheets | (UG) |
| navigating among 1344 (Ref) | SCOPE spreadsheet |
| size, setting 1344 (Ref) | Attributes panel 3372 (AttrRef) |

| popup menu commands 606 (CmdRef) | Select All States command 418 (CmdRef |
|---|---|
| starting 294 (CmdRef) | Select in Analyst command 608 (CmdRef |
| SCOPE TCL View using 194 (UG) | Select Net Driver command current level 545 (CmdRef) |
| SCOPE timing constraints summary 295 (CmdRef) | hierarchical 545 (CmdRef) |
| sdc converting from Xilinx ucf 257 (UG) fdc precedence 1370 (Ref) SCOPE for legacy files 1374 (Ref) | Select Net Instances command current level 545 (CmdRef) hierarchical 545 (CmdRef) Select Net Instances command (Physical Analyst) 1063 (UG) |
| standard sdc collection commands 282 (CmdRef) | Select Place & Route option file dialog box 628 (CmdRef) |
| SDC constraints from Intel QSF 1382 (Ref) | select RAM initializing 2117 (Ref) |
| sdc constraints manually converting UCF 253 (UG) | Selected command 418 (CmdRef) |
| sdc file difference between legacy and | Selected Name Support (SNS), VHDL 328 (HDLRef) |
| Synopsys standard 1369 (Ref) translated UCF constraint examples 1386 (Ref) | selecting text column (Text Editor) 1286 (Ref) selecting multiple objects using the Ctrl |
| sdc2fdc utility 1376 (Ref), 147 (CmdRef) | key 1295 (Ref) |
| search browsing objects with the Find | selecting objects (Physical Analyst) 1035 (UG) |
| command 410 (UG) browsing with the Hierarchy Browser | Send Crossprobes when selecting command 1052 (UG) |
| 345 (UG), 409 (UG) finding objects on current sheet 411 (UG) setting limit for results 413 (UG) setting scope 412 (UG) using the Find command in HDL Analyst views 411 (UG) | sensitivity list (VHDL) 312 (HDLRef) separator hierarchy 14 (DebugRef) path 12 (DebugRef) sequential elements |
| search in Analyst browsing objects with the Find | naming 389 (CmdRef) sequential logic |
| command 350 (UG) Search SolvNet using 1292 (Ref) | SystemVerilog sequential logic 227 (HDLRef) VHDL |
| searching 40 (DebugRef) | examples 404 (HDLRef) |
| searchpath command 61 (DebugRef) | sequential logic (Verilog) 106 (HDLRef) |
| SEC_DED 3657 (AttrRef) | sequential logic (VHDL) 325 (HDLRef) |
| SEC-DED double-bit error detection 915 (UG) | sequential optimization, preventing with syn_preserve 3833 (AttrRef) |
| single-bit error correction 915 (UG) | sequential optimizations |
| secure core flow synthesis 737 (UG) | disabling 1844 (Ref), 1847 (Ref), 168 (CmdRef) disabling (Intel) 1839 (Ref) |
| See also search | disabling (Xilinx) 2141 (Ref) |
| Select All command 403 (CmdRef) | |

| sequential shift components | set_min_delay constraint 377 (CmdRef) |
|--|---|
| Altshift_tap 515 (UG) mapping 515 (UG) | set_multicycle_path timing constraint |
| SRL16 primitives 515 (UG) | 380 (CmdRef) |
| Verilog 520 (UG) | set_option Resolve Multiple Drivers 182 (CmdRef) |
| VHDL 519 (UG) | set option command 101 (UG) |
| sequential shift components <i>See</i> shift registers | Intel description 1853 (Ref) Intel MAX device syntax 1852 (Ref) |
| sequential shifters UPF retention strategy 1220 (UG) | Intel MAX II and APEX device syntax 1849 (Ref) |
| server configuration 62 (DebugRef) | Intel MAX II and APEX synthesis syntax |
| SET (single event transient) fault 869 (UG) | 1849 (Ref) Intel MAX synthesis syntax 1852 (Ref) |
| set and reset signals (VHDL) 353 (HDLRef) | Intel Stratix, Cyclone, and Arria device |
| set command | syntax 1845 (Ref) |
| collections 222 (UG) | Intel Stratix, Cyclone, and Arria synthesis syntax 1846 (Ref) |
| Set Library command 424 (CmdRef) | set option Tcl command 149 (CmdRef) |
| set modules command (collections) 305 (CmdRef) | set_output_delay timing constraint 384 (CmdRef) |
| set modules_copy command (collections) 305 (CmdRef) | set_reg_input_delay timing constraint 387 (CmdRef) |
| Set Slack Margin command 549 (CmdRef) | set_reg_output_delay timing constraint |
| Set VHDL Library command 424 (CmdRef) | 388 (CmdRef) |
| set_case_analysis timing constraint 351 (CmdRef) | set_retention Tcl command 733 (CmdRef) |
| set_clock_groups timing constraint 353 (CmdRef) | set_retention_control Tcl command 735 (CmdRef) |
| set_clock_latency timing constraint 360 | set_rtl_ff_names 1378 (Ref) |
| (CmdRef) | set_rtl_ff_names command 389 (CmdRef) |
| set_clock_route_delay timing constraint | set_scope Tcl command 736 (CmdRef) |
| 362 (CmdRef) set clock uncertainty timing constraint | set/reset priority (Microsemi) 3843 (AttrRef) |
| 363 (CmdRef) | sets and resets |
| set_datapathonly_delay_timing | VHDL 353 (HDLRef) |
| constraint 365 (CmdRef) | sets and resets (Verilog) 110 (HDLRef) |
| set_false_path timing constraint 368 (CmdRef) | settings cable 39 (DebugRef) |
| set_hierarchy_separator command 389 (CmdRef) | JTAG chain 4280 (DebugUG), 48 (DebugRef) |
| set_input_delay timing constraint 371 (CmdRef) | reporting option 87 (CmdRef) sample clock 21 (DebugRef) |
| set_isolation Tcl command 726 (CmdRef) | sample depth 20 (DebugRef) |
| set_isolation_control Tcl command 730 | SEU (single event upset) fault 869 (UG) |
| (CmdRef) | sfp file |
| set_max_delay timing constraint 374 | logic synthesis 19 (UG) |
| (CmdRef) | sheet connectors 1331 (Ref), 591 (CmdRef) |

| navigating with 397 (UG) | signal pins (Physical Analyst) displaying 1032 (UG), 1688 (Ref) |
|---|--|
| sheet size setting number of objects 398 (UG) | signal values |
| shematic view | displaying multiple 4296 (DebugUG), 4297 |
| setting preferences (New Anallyst) 334 | (DebugUG) |
| (UG) | signals |
| Shift key 1298 (Ref) | disabling sampling 4218 (DebugUG) |
| shift register lookup table. See | exporting trigger 4308 (DebugUG), 27 |
| sequential shift components | (DebugRef) |
| shift registers | folded 4296 (DebugUG) instance selection 4224 (DebugUG) |
| inferring 515 (UG) | listing available 10 (DebugRef), 19 |
| Intel definition 1778 (Ref) | (DebugRef) |
| Shift-F3 key | listing instrumented 10 (DebugRef), 19 |
| Message Viewer 285 (UG) | (DebugRef) |
| shortcuts | multiply instrumented 4296 |
| keyboard | (DebugUG), 4297 (DebugUG) |
| See keyboard shortcuts | partially instrumented 4297 (DebugUG) |
| Show All Hier Pins command 551 | sampling selection 4216 (DebugUG), 4217 (DebugUG), 4223 (DebugUG), 4226 |
| (CmdRef) | (DebugUG), 4228 (DebugUG), 4231 |
| Show All Regions command 662 (CmdRef) | (DebugUG), 10 (DebugRef), 19 |
| | (DebugRef) |
| Show Cell Interior option 431 (UG) | status 84 (DebugRef) |
| Show command 662 (CmdRef) | threading with hyper source. <i>See</i> hyper source |
| Show Compile Points command 617 | signals command |
| (CmdRef) | debug logic 66 (DebugRef) |
| Show Context command 550 (CmdRef) | signed arithmetic (VHDL) 289 (HDLRef) |
| different from Expand 433 (UG) | |
| using 433 (UG) | signed functions 58 (HDLRef) |
| Show Critical Path command 549 | signed multipliers (Verilog) 88 (HDLRef) |
| (CmdRef) | signed signals, Verilog 2001 42 |
| Show Replicated Assignments command | (HDLRef), 61 (HDLRef) |
| 667 (CmdRef), 668 (CmdRef) | SIMBUF macro 1986 (Ref) |
| Show Selected command 662 (CmdRef) | SIMD mode |
| Show Timing Information command 549 (CmdRef) | using syn_dspstyle attribute 3595 (AttrRef) |
| sign casting 161 (HDLRef) | simple component instantiation (VHDL) |
| signal assignments | 326 (HDLRef) |
| Verilog, always blocks 107 (HDLRef) | simple gates, Verilog 17 (HDLRef) |
| VHDL | simple signal assignments, VHDL 322 |
| conditional 323 (HDLRef) | (HĎLRef) |
| simple and selected 322 (HDLRef) | simple triggering 23 (DebugRef) |
| signal assignments (VHDL) 292 (HDLRef) | simulation |
| concurrent 321 (HDLRef) | using enumerated types, VHDL 362 |
| signal flow (Physical Analyst) 1035 (UG) | (HDLRef) |
| displaying 1035 (UG) | simulation mismatches |
| Signal Flow command 1035 (UG) | full_case directive 3438 (AttrRef) |

| simulation, effect of retiming 546 (UG) | defining FSMs 501 (UG) |
|---|--|
| single-port RAM examples 1465 (Ref) | fixing errors 52 (UG) |
| single-port RAMs | opening automatically to crossprobe 425 (UG) |
| SYNCore parameters 1592 (Ref) | optimizing 532 (UG) |
| site columns properties (Physical Analyst) 1041 (UG) | specifying RLOCs 2099 (Ref), 2134 (Ref), 2136 (Ref) |
| sites (Physical Analyst) 1688 (Ref) properties 1041 (UG) | source command 71 (DebugRef) source files |
| size casting 161 (HDLRef) | See also Verilog, VHDL. |
| size of collection command 291 (CmdRef) | See also files |
| _ , | adding comments 51 (UG) |
| slack 458 (UG) cross-clock paths 1434 (Ref) | adding files 80 (UG) |
| defined 1429 (Ref) | adding to VHDL design library 300 (HDLRef) |
| margin definition 1363 (Ref) | checking 48 (UG) |
| setting 1362 (Ref), 549 (CmdRef) | column editing 51 (UG) copying 4313 (DebugUG) |
| setting margins 455 (UG) | copying examples from PDF 51 (UG) |
| slack margin 534 (CmdRef) | creating 36 (UG), 1299 (Ref) |
| Slack Map | crossprobing 425 (UG), 426 (UG) |
| Physical Analyst 1074 (UG) | crossprobing to Physical Analyst 1054 (UG) |
| slack time display 452 (UG) | editing 50 (UG) |
| slice_primitive command 1014 (UG) | editing operations 50 (UG) |
| slice_primitive Tcl command 195 (CmdRef) | encrypting 31 (DebugRef) |
| Slow property 392 (UG) | mixed language 59 (UG) |
| SLR (Super Logic Regions) 2059 (Ref) | specifying default encoding style 113 (UG) |
| SmartGuide flow 1117 (UG) | specifying top level file for mixed |
| SNS (Selected Name Support), VHDL 330 | language projects 60 (UG) specifying top-level file 113 (UG) |
| (HDLRef) | state machine attributes 503 (UG) |
| constants 328 (HDLRef) demand loading 333 (HDLRef) | using bookmarks 51 (UG) |
| functions and operators 329 (HDLRef) | special characters |
| user-defined function support 331 | Tcl collections 220 (UG) |
| (HDLRef) | spy_glass Tcl command 201 (CmdRef) |
| SoC 1185 (UG) | SpyGlass tool 71 (UG) |
| SolvNet search 1292 (Ref) | spy_glass Tcl command 201 (CmdRef) |
| SolvNet Support command 598 (CmdRef) | srd file 1417 (Ref) |
| SOPC Builder | SRL tables (Xilinx) 2086 (Ref) |
| importing embedded systems 685 (UG) | SRLs See shift registers |
| SOPC2Syn 1380 (Ref), 197 (CmdRef) | srm file 1417 (Ref), 1419 (Ref) hidden logic not saved 552 (CmdRef) |
| source code | srp file 1417 (Ref), 543 (CmdRef) |
| adding pipelining attribute 539 (UG) | srr file 1421 (Ref) |
| commenting with synthesis on/off 114 | See log file |
| (UG) crossprobing from Tcl window 428 (UG) | watching selected information 1276 (Ref) |

| srs file 1417 (Ref) hidden logic not saved initial values (Verilog) 1539 (Ref) | encoding displaying 1327 (Ref), 612 (CmdRef) FSM Compiler 563 (UG) |
|--|--|
| STA 460 (UG) | FSM Explorer 567 (UG), 1316 (Ref) |
| STA, generating custom timing reports 460 (UG) | syn_encoding attribute Verilog 117 (HDLRef) |
| STA, using analysis design constraints (adc) 463 (UG) | vHDL 358 (HDLRef) encoding file (.fse) 1414 (Ref) |
| stability latches ICG 838 (UG) | enumerated type, VHDL 361 (HDLRef) enumerated types 3631 (AttrRef) extracting 3985 (AttrRef), 4005 (AttrRef) |
| Stacked Silicon Interconnect Xilinx technology 2059 (Ref) | filtering states and transitions 1327 (Ref), 418 (CmdRef) |
| stand-alone timing analyst. See STA | implementation 565 (UG) |
| standard IEEE package (VHDL) 301 | operators 73 (DebugRef) optimization 563 (UG) |
| (HDLRef) | parameter and 'define comparison 502 |
| standards, supported | (UG) |
| Verilog 1408 (Ref) | state encoding, displaying 1327 (Ref) |
| VHDL 1407 (Ref) | SystemVerilog example with enumerated types 149 (HDLRef) |
| Start Design Manager command 569 (CmdRef) | triggering 4320 (DebugUG), 47 (DebugRef), 24 (DebugRef) |
| Start Floorplanner command 569 (CmdRef) | UPF retention strategy 1218 (UG) Verilog 119 (HDLRef), 120 (HDLRef) |
| Start ISE Project Navigator command 569 (CmdRef) | state machines (Verilog) 116 (HDLRef) |
| start/end points | state machines (VHDL) 357 (HDLRef) |
| Timing Report panel, Implementation Options dialog box 456 (CmdRef) | state values (FSM), Verilog 120 (HDLRef) statemachine command 72 (DebugRef), 36 |
| starting Synplify 5 (UG) | (DebugRef) |
| starting Synplify Premier 5 (UG) | state-machine triggering 23 (DebugRef) |
| starting Synplify Premier DP 5 (UG) | statemachine.info file 449 (UG) |
| starting Synplify Pro 5 (UG) | static casting 161 (HDLRef) |
| startup block (Xilinx) 2104 (Ref) | Status Bar command 415 (CmdRef), 14 (DebugRef) |
| startup blocks Xilinx 4141 (AttrRef) | status bar information, HDL Analyst tool 1330 (Ref) |
| state machines | status reporting 84 (DebugRef) |
| See also FSM Compiler, FSM Explorer, FSM viewer, FSMs. | status_report Tcl command 202 (CmdRef) |
| See also FSM Compiler, FSM viewer, | std IEEE library (VHDL) 301 (HDLRef) |
| FSMs. | - , , , , , , , , , , , , , , , , , , , |
| asynchronous | std_logic_1164 IEEE package (VHDL) 301 (HDLRef) |
| Verilog 121 (HDLRef) | std_logic_arith IEEE package (VHDL) 302 |
| VHDL 353 (HDLRef) | (HDLRef) |
| attributes 503 (UG) configuring 72 (DebugRef) | std_logic_signed IEEE package (VHDL) |
| descriptions in log file 565 (UG) displaying in FSM viewer 553 (CmdRef) | 302 (HDLRef) |

| std_logic_unsigned IEEE package (VHDL) 302 (HDLRef) | using the standalone XML converter 213 (CmdRef) |
|---|---|
| stop command 80 (DebugRef), 84 (DebugRef) | symbol conventions 15 (DebugRef) |
| stopping a synthesis run 505 (CmdRef) Stratix 1843 (Ref) companion parts 1838 (Ref) core voltage for Stratix III 1838 (Ref) device options 1843 (Ref) | symbols enabling name display 590 (CmdRef) finding by name 402 (CmdRef), 686 (CmdRef) Hierarchy Browser (legend) 1325 (Ref) |
| file format options 1846 (Ref) set_option device options 1845 (Ref) set_option synthesis options 1846 (Ref) | symmetric rounding DSP48 blocks 2069 (Ref) |
| streaming operator SystemVerilog 197 (HDLRef) | syn_allow_retiming using for retiming 542 (UG) syn_allow_retiming attribute 3461 (AttrRef) |
| structural designs, Verilog 126 (HDLRef) | syn_allowed_resources |
| structural netlist file (.vhm) 1420 (Ref) | compile points 618 (UG) |
| structural netlist file (.vm) 1420 (Ref) Structural Verilog flow 66 (UG) | syn_append_submodules directive 3491 (AttrRef) |
| sub-projects | syn_assign_to_region attribute 3493 (AttrRef) |
| creating 127 (UG) linking updates to top level 129 (UG) | syn_assign_to_slr attribute 3495 (AttrRef) |
| multiple implementations 145 (UG) | syn_async_reg attribute 3499 (AttrRef) |
| synchronizing device options with top level 159 (UG) | syn_auto_insert_bufg attribute 3503 (AttrRef) |
| subprojects block-based 127 (UG) compiling 141 (UG) | syn_black_box instantiating LPMs (Intel) 522 (UG) |
| differences between instance-based | syn_black_box directive 3511 (AttrRef) |
| and block-based 126 (UG) generating port context 154 (UG) | syn_clean_reset attribute 3523 (AttrRef) |
| instance-based 130 (UG) nested 138 (UG) | syn_clock_gmux_proxy attribute 3527 (AttrRef) |
| subtractor | syn_clock_priority attribute 3531 (AttrRef) |
| SYNCore 1640 (Ref) | syn_connect 207 (CmdRef) |
| subtractors | syn_connect_hrefs directive 3535 (AttrRef) |
| SYNCore 1641 (Ref) | syn_cp_use_fast_synthesis attribute 3543 (AttrRef) |
| summary of compile points report log file (.srr) 1425 (Ref) | syn_create_err_net 208 (CmdRef) |
| Super Logic Regions 2059 (Ref) | syn_diff_io attribute 3545 (AttrRef) |
| supported language constructs (Verilog) | syn_direct_enable attribute 3551 (AttrRef) |
| 14 (HDLRef) | syn_direct_reset Attribute 3557 (AttrRef) |
| supported language constructs (VHDL) 284 (HDLRef) | syn_direct_set attribute 3563 (AttrRef) |
| supported standards | syn_disable_purifyclock attribute 3569 (AttrRef) |
| Verilog 1408 (Ref) | syn_donot_infer_iddr attribute 3577 |
| VHDL 1407 (Ref) | (AttrRef) |
| sxml2pxml Tcl command | |

| syn_donot_infer_oddr attribute 3573 (AttrRef), 3577 (AttrRef) | syn_gatedclk_clock_en_polarity directive 3667 (AttrRef) |
|---|---|
| syn_dspstyle 3581 (AttrRef) syn_dspstyle attribute 3581 (AttrRef) | syn_global_buffers and xc_global_buffers 3674 (AttrRef) |
| inferring wide adders/subtractors 2106 | syn_global_buffers attribute 3673 (AttrRef) |
| (Ref) using SIMD mode 3595 (AttrRef) syn_edif_bit_format attribute 2108 (Ref), 3617 (AttrRef) | syn_hier attribute 3681 (AttrRef) and xc_use_keep_hierarchy 4182 (AttrRef) controlling flattening 553 (UG) |
| syn_edif_name_length attribute 3601 (AttrRef) syn_edif_scalar_format attribute 2108 | Intel Quartus II Incremental Compilation flow 1091 (UG) preserving hierarchy 553 (UG) using with compile points 617 (UG) |
| (Ref), 3605 (AttrRef) syn_encoding compared with syn_enum_encoding | syn_highrel_ioconnector using 899 (UG) |
| directive 3632 (AttrRef) using with enum_encoding 3633 (AttrRef) | syn_highrel_ioconnector attribute 3691 (AttrRef) |
| syn_encoding attribute 504 (UG), 3621 (AttrRef) | syn_insert_buffer attribute 3701 (AttrRef) BUFGMUX 2128 (Ref) |
| FSM encoding style | syn_insert_pad attribute 3713 (AttrRef) |
| Verilog 117 (HDLRef) VHDL 358 (HDLRef) | syn_isclock black box clock pins 500 (UG) |
| syn_enum_encoding using with enum_encoding 3633 (AttrRef) | syn_isclock directive 3717 (AttrRef) |
| syn_enum_encoding directive 3631 (AttrRef) | syn_keep compared with syn_preserve and syn_noprune directives 3723 |
| compared with syn_encoding attribute 3632 (AttrRef) | (ÅttrRef) |
| FSM encoding 505 (UG) not for FSM encoding 359 (HDLRef) | DSP block inference, Intel 1813 (Ref) inferring Intel shift registers 516 (UG) inferring Lattice PICs 1967 (Ref) |
| syn_fast_auto attribute 3637 (AttrRef) | replicating redundant logic 550 (UG) |
| syn_force_pad attribute using 560 (UG), 1973 (Ref) | syn_keep attribute preserving nets 549 (UG) |
| syn_force_pads attribute 3645 (AttrRef) | preserving shared registers 549 (UG) |
| syn_force_seq_prim directive 3649 (AttrRef) | syn_keep directive 3721 (AttrRef) effect on buffering 557 (UG) |
| syn_forward_io_constraints effect on forward-annotation (Intel) 1876 (Ref) | syn_loc attribute 3729 (AttrRef) translating Intel QSF constraints 1383 |
| syn_forward_io_constraints attribute 3653 (AttrRef) | (Ref) syn_looplimit directive 3735 (AttrRef) |
| syn_fsm_correction 3657 (AttrRef) distributed TMR 871 (UG) | syn_macro specifying encrypted IP as white box 647 |
| syn_fsm_correction directive 3657 (AttrRef) | (UG) white-boxing non-secure cores 737 (UG) |
| syn_gatedclk_clock_en directive 3663 (AttrRef) | syn_macro directive 3737 (AttrRef) |
| (Autro) | syn_map_dffrs attribute 3743 (AttrRef) |
| | - · · · · · · · · · · · · · · · · · · · |

```
syn max memsize reg attribute 3749
                                              syn_radhardlevel 3857 (AttrRef)
                                                distributed DWC 895 (UG)
       (AttrRef)
                                                distributed TMR 871 (UG), 902 (UG), 947
svn maxfan
                                                      (UG)
 fanout limits (Microsemi) 2026 (Ref)
                                                Intel and Xilinx options 3858 (AttrRef)
syn_maxfan attribute 3755 (AttrRef)
                                                Intel and Xilinx syntax 3859 (AttrRef)
 Intel 1840 (Ref)
                                                TMR. See TMR, distributed TMR
 setting fanout limits 555 (UG)
                                              svn radhardlevel attribute
 Xilinx buffers 558 (UG)
                                                TMR 3857 (AttrRef)
 Xilinx designs 2139 (Ref)
                                              syn ram write mem attribute 3867
syn_modify_ram_contents attribute 3867
                                                     (AttrRef)
       (AttrRef)
                                              syn_ramstyle attribute 3871 (AttrRef)
syn_multstyle
 DSP block inference, Intel 1813 (Ref)
                                              syn_reduce_controlset_size (Achronix)
                                                      3901 (AttrRef)
syn multstyle attribute 3763 (AttrRef)
                                              syn_reduce_controlset_size attribute
syn_netlist_hierarchy attribute 3775
                                                      (Lattice, Xilinx) 3887 (AttrRef)
       (AttrRef)
                                              syn_reference_clock_attribute_3907
syn_no_compile_point attribute 3783
                                                     (AttrRef)
       (AttrRef)
                                                effect on multiple I/O constraints 309
syn_noarrayports attribute 3787 (AttrRef)
                                                     (CmdRef)
 use with alspin 2044 (Ref)
                                              syn_reference_clock constraint (Legacy)
syn_noclockbuf attribute 3791 (AttrRef)
                                                     227 (UG)
 using with fanout guides 3756 (AttrRef)
                                              syn_register_correction attribute 3911
syn_noclockpad attribute 3797 (AttrRef)
                                                      (AttrRef)
syn noprune directive 3803 (AttrRef)
                                              syn rename module directive 3917
 inferring Intel shift registers 516 (UG)
                                                     (AttrRef)
 preserving instances 549 (UG)
                                              svn replicate
syn_pad_type attribute 3821 (AttrRef)
                                                using with fanout guides 3756 (AttrRef)
                                              syn_replicate attribute 3919 (AttrRef)
syn pipeline attribute 539 (UG)
                                                Intel fanouts 1840 (Ref)
syn_preserve
                                                using buffering 557 (UG)
 compared with syn keep and
       syn_noprune 3834 (AttrRef)
                                              syn_resources attribute 3925 (AttrRef)
 DSP block inference, Intel 1813 (Ref)
                                              syn romstyle attribute 3939 (AttrRef), 3948
 effect on buffering 557 (UG)
                                                      (AttrRef)
 preserving power-on for retiming 543
                                              syn_rw_conflict_logic_attribute 3953
                                                     (AttrRef)
 preserving registers with INIT values
                                              syn_safe_case directive 3961 (AttrRef)
       2117 (Ref)
                                              syn_safefsm_pipe directive 3965 (AttrRef)
syn_preserve directive 3833 (AttrRef)
 preserving FSMs from optimization 503
                                              syn_sharing directive 3969 (AttrRef)
       (UG)
                                                overriding default 560 (UG)
 preserving logic 549 (UG)
                                              syn_shift_resetphase 3975 (AttrRef)
syn_preserve_sr_priority attribute
                                              syn_slow attribute 3981 (AttrRef)
       (Microsemi) 3843 (AttrRef)
                                              syn_smhigheffort attribute 3985 (AttrRef)
syn_probe attribute 570 (UG), 3849 (AttrRef)
 inserting probes 570 (UG)
                                              syn_srl_mindepth attribute 3991 (AttrRef)
 preserving nets 549 (UG)
                                              syn_srlstyle attribute 3995 (AttrRef)
```

| altshift_tap 515 (UG) mapping sequential shift components to registers 515 (UG) setting shift register style 515 (UG) | packing registers (Intel) 1865 (Ref) packing registers (Xilinx) 2119 (Ref) syn_user_instance |
|---|---|
| syn_state_machine attribute 3985 (AttrRef) | comparison with syn_macro 3740 (AttrRef) |
| syn_state_machine directive 4005 (AttrRef) using with value=0 566 (UG) | syn_user_instance attribute 4095 (AttrRef) |
| | syn_vote_loops Attribute 4101 (AttrRef) |
| syn_sxml2pxml Tcl command 213 (CmdRef) | syn_vote_register Attribute 4105 (AttrRef) |
| SYN_TCL_HOOKS environment variable 772 (UG) | syn_vote_register attribute 4105 (AttrRef) synchronous FSM from concurrent |
| SYN_TCL_HOOKS variable 774 (UG) | assignment statement (VHDL) 364 (HDLRef) |
| syn_tco attribute adding in SCOPE 499 (UG) | synchronous sets and resets Verilog 112 (HDLRef) |
| syn_tco directive 498 (UG), 4013 (AttrRef) adding black box constraints 497 (UG) | synchronous sets and resets (VHDL) 354 (HDLRef) |
| syn_tpd attribute adding in SCOPE 499 (UG) syn_tpd directive 498 (UG), 4019 (AttrRef) adding black box constraints 497 (UG) black-box timing 4019 (AttrRef), 4037 | synchronous sets/resets inferring registers with (Intel) 1778 (Ref) Xilinx 2080 (Ref) SYNCore adder/subtractor 1640 (Ref) |
| (AttrRef) | adder/subtractor parameters 1649 (Ref) |
| syn_trigger_utils.tcl file 74 (DebugRef) | adders 1641 (Ref) |
| syn_tristate directive 4025 (AttrRef) | byte-enable RAM compiler byte-enable RAM compiler |
| syn_tristatetomux attribute 4029 (AttrRef) effect of tristate pushing 469 (CmdRef) | SYNCore 1609 (Ref) |
| syn_tsu attribute adding in SCOPE 499 (UG) | byte-enable RAM parameters 1617 (Ref) counter compiler 1664 (Ref) |
| syn_tsu directive 498 (UG), 4037 (AttrRef) | counter parameters 1671 (Ref) counters 1665 (Ref) |
| adding black box constraints 497 (UG) | FIFO compiler 1556 (Ref), 1557 (Ref) |
| black-box timing 4037 (AttrRef) | FIFO parameters 1562 (Ref) |
| syn_unconnected_inputs attribute 4043 | RAM compiler |
| (AttrRef) | RAM compiler |
| syn_unique_inst_module directive 4053 | SYNCore 1587 (Ref) |
| (AttrRef) | RAM parameters 1595 (Ref) |
| syn_use_carry_chain attribute 4059 | RAMs 1587 (Ref) |
| (AttrRef) | RAMs, byte-enable 1610 (Ref) |
| using 1931 (Ref) | RAMs, dual-port parameters 1593 (Ref) |
| syn_useenables attribute 4073 (AttrRef) | RAMs, single-port parameters 1592 (Ref) ROM compiler 1625 (Ref) |
| | ROM parameters 1632 (Ref) |
| syn_useioff DSP block inference, Intel 1813 (Ref) | ROMs 1627 (Ref) |
| preventing flops from moving during | ROMs, parameters 1631 (Ref) |
| retiming 543 (UG) | subtractors 1641 (Ref) |
| syn_useioff attribute | SYNCore adder/subtractor |
| inferring Intel shift registers 516 (UG) | adders 1652 (Ref) |
| Intel 4079 (AttrRef) | dynamic adder/subtractor 1658 (Ref) |

| functional description 1640 (Ref) subtractors 1655 (Ref) | synplify premier command-line command 6 (UG), 210 (CmdRef) |
|--|--|
| SYNCore FIFOs definition 1556 (Ref) | synplify premier dp command-line command 6 (UG), 210 (CmdRef) |
| parameter definitions 1575 (Ref) port list 1572 (Ref) | Synplify Premier synthesis tool overview 2 (UG) |
| read operations 1572 (Ref) status flags 1577 (Ref) write operations 1571 (Ref) | Synplify Premier/DP Project view 1256 (Ref) |
| SYNCore ROMs | Synplify Premier/DP tools user interface 1248 (Ref) |
| clock latency 1639 (Ref) dual-port read 1637 (Ref) parameter list 1638 (Ref) | Synplify Pro synthesis tool overview 2 (UG) |
| single-port read 1636 (Ref) SYNCore wizard 500 (CmdRef), 508 | Synplify Pro tool Project view 1256 (Ref) |
| (CmdRef) | user interface 1248 (Ref) |
| synenc encryption 649 (UG) | Synplify tool Project view 1256 (Ref) |
| synhooks automating message filtering 289 (UG) | user interface 1248 (Ref) |
| synhooks.tcl file 772 (UG), 774 (UG) | synplify_pro command-line command 6 (UG), 210 (CmdRef) |
| Synopsys FPGA product family 2 (UG) | SYNPLIFY_REMOTE_REPORT_LOCATIO N 275 (UG) |
| Synopsys customer support, contacting 1254 (Ref) | synplify.ucf 258 (UG) |
| Synopsys FPGA implementation tools product information 601 (CmdRef) | synplify.vhd 1763 (Ref), 2172 (Ref) syntax |
| Synopsys FPGA products 601 (CmdRef) Synopsys FPGA Synthesis Tools | bus dimension separator 390 (CmdRef) bus naming 390 (CmdRef) |
| overview 1242 (Ref) | checking source files 48 (UG) syntax check 48 (UG) |
| Synopsys Home Page command 601 (CmdRef) | Syntax Check command 500 (CmdRef) |
| Synopsys standard sdc file. See sdc files, | syntax conventions 11 (DebugRef) |
| difference between legacy and Synopsys standard | syntax restrictions constant function 86 (HDLRef) |
| Synopsys Training Page command 601 (CmdRef) | multidimensional array 86 (HDLRef) synthesis |
| synplicity.ucf file non-secure cores 736 (UG) | attributes and directives (VHDL) 401 (HDLRef) |
| relation to ncf file (Legacy) 248 (UG) secure cores 736 (UG) | attributes and directives, Verilog 133 (HDLRef) |
| synplify command-line command 6 (UG), 210 (CmdRef) | examples, VHDL 403 (HDLRef) guidelines Verilog 81 (HDLRef) |
| Synplify Premier list of design flows 18 (UG) logic synthesis flows 18 (UG) | guidelines (VHDL) 339 (HDLRef) hierarchical projects 156 (UG) log file (.srr) 1421 (Ref) |

| watching selected information 1276 (Ref) stopping 505 (CmdRef) Xilinx non-secure cores 737 (UG) Xilinx secure cores 737 (UG) synthesis check 48 (UG) | limitations 141 (HDLRef) literals 145 (HDLRef) nets 176 (HDLRef) operators 186 (HDLRef) packages 240 (HDLRef) procedural blocks 223 (HDLRef) |
|--|--|
| | type casting 152 (HDLRef) |
| Synthesis Check command 500 (CmdRef) synthesis jobs | typedef 146 (HDLRef) unnamed blocks 219 (HDLRef) |
| monitoring 505 (CmdRef) | variables 176 (HDLRef) |
| synthesis macro, Verilog 128 (HDLRef) | SystemVerilog keywords |
| synthesis software flow 7 (UG) | context help 46 (UG), 1287 (Ref) |
| gui 1248 (Ref) | Т |
| synthesis strategy Tel command 175 (CmdPof) | ta file 460 (UG) |
| Tcl command 175 (CmdRef) using 573 (UG) | ta file (customized timing report) 1419 |
| synthesis_off directive 4112 (AttrRef) | (Ref) |
| synthesis_off directive, handling 460 (CmdRef) | tables idcode 43 (DebugRef) |
| synthesis_on directive 4112 (AttrRef) | TAP controller 4270 (DebugUG) |
| synthesis_on directive, handling 460 | target device 31 (DebugRef) |
| (CmdRef) | task declaration |
| synthesis_on/off | automatic 62 (HDLRef) |
| using 114 (UG) | Tel |
| Synthesize command 498 (CmdRef) | c_diff collection command 241 (CmdRef) |
| synthesizing designs 4232 (DebugUG) | c_intersect collection command 242 (CmdRef) |
| Synthesizing Your Design 262 (UG) | c_list collection command 243 (CmdRef) |
| system clock 1430 (Ref) | c_print collection command 243 (CmdRef) |
| SystemVerilog 155 (HDLRef), 240 (HDLRef), 253 (HDLRef), 464 (CmdRef) | c_symdiff collection command 245 (CmdRef) |
| .* connection 249 (HDLRef) .name connection 248 (HDLRef) | c_union collection command 245 (CmdRef) |
| \$bits system function 262 (HDLRef) | collection commands 240 (CmdRef) |
| always_comb 223 (HDLRef) always_ff 227 (HDLRef) | max_parallel_jobs variable 761 (UG) |
| always_latch 225 (HDLRef) | set_modules collection command 247 (CmdRef) |
| block name on end 219 (HDLRef) | -verilog argument 25 (CmdRef) |
| constants 176 (HDLRef) | -vhdl argument 25 (CmdRef) |
| data objects 175 (HDLRef) | Tcl (Tool Command Language) 16 |
| data types 145 (HDLRef) do-while loops 212 (HDLRef) | (CmdRef), 8 (DebugRef) |
| enumerated types 148 (HDLRef) | tcl argument |
| ignoring code with synthesis_off/on | include 26 (CmdRef) |
| 4112 (AttrRef) | tcl callbacks |
| interface construct 155 (HDLRef), 253 (HDLRef) | customizing key assignments 773 (UG) |
| keywords 282 (HDLRef) | Tcl collection commands 240 (CmdRef) |

| c_diff 241 (CmdRef) c_intersect 242 (CmdRef) c_list 243 (CmdRef) | synhooks.tcl 772 (UG) using variables 763 (UG) wildcards 69 (UG) |
|--|--|
| c_print 243 (CmdRef) c_symdiff 245 (CmdRef) c_union 245 (CmdRef) set_modules 247 (CmdRef) | Tcl find batch mode 212 (UG) filtering results by property 207 (UG) search patterns 205 (UG) |
| Tcl collection operators 240 (CmdRef) | using 205 (UG) |
| add_file 25 (CmdRef) add_folder 30 (CmdRef) assign_to_region 39 (CmdRef) batch script 753 (UG) collections 305 (CmdRef) constraint files 1373 (Ref) constraint_file 45 (CmdRef) create_region 48 (CmdRef) dh_module_sources 63 (CmdRef) generate_instance_constraints 84 | Tcl find command 221 (CmdRef) annotating properties 207 (UG) case sensitivity 206 (UG), 224 (CmdRef) crossprobing objects 216 (UG) database differences 215 (UG) examples 225 (CmdRef) object prefixes 223 (CmdRef) object types 223 (CmdRef) pattern matching 206 (UG) regular expression syntax 224 (CmdRef) special characters 224 (CmdRef) Tcl window vs SCOPE 214 (UG) usage tips 209 (UG) useful -filter examples 209 (UG) using in SCOPE 215 (UG) |
| impl 93 (CmdRef) log file commands 216 (CmdRef) netlist editing 1148 (UG) | wildcards 224 (CmdRef) TCL Help command 602 (CmdRef), 59 (DebugRef) |
| pasting 1280 (Ref) project 111 (CmdRef) project_data 120 (CmdRef) | Tcl Script Tcl Window command 415 (CmdRef), 14 (DebugRef) |
| project_file 121 (CmdRef) project_folder 123 (CmdRef) running 759 (UG) set_option 149 (CmdRef) slice_primitive 195 (CmdRef) | Tcl Script window crossprobing 428 (UG) message viewer 284 (UG) Output Windows 1284 (Ref) |
| syn_sxml2pxml 213 (CmdRef) syntax for Tcl hooks 774 (UG) | Tcl script window collections compared to SCOPE 214 (UG) |
| Tcl conventions 16 (CmdRef), 8 (DebugRef) Tcl expand using 205 (UG) | Tcl scripts 71 (DebugRef) examples 766 (UG) running 501 (CmdRef) See Tcl files. |
| Tcl expand command 237 (CmdRef) crossprobing objects 216 (UG) usage tips 210 (UG) | Tcl shell command sdc2fdc 1376 (Ref), 147 (CmdRef) |
| using in SCOPE 215 (UG) Tcl files 759 (UG) | TCL View 194 (UG) using 194 (UG) |
| creating 761 (UG) for bottom-up synthesis 765 (UG) | using SCOPE 189 (UG) TCL View, SCOPE 319 (CmdRef) |
| guidelines 68 (UG) naming conventions 69 (UG) recording from commands 760 (UG) | Tcl window popup menu 607 (CmdRef), 9 (DebugRef) popup menu commands 1280 (Ref) |

| return assignment 988 (UG) |
|--|
| text copying, cutting and pasting 402 |
| (CmdRef), 13 (DebugRef) |
| replacing 413 (CmdRef) Text Editor features 1286 (Ref) |
| indenting a block of text 1286 (Ref) opening 1285 (Ref) popup menu commands 607 (CmdRef) selecting text column 1286 (Ref) view 1284 (Ref) text editor |
| built-in 50 (UG) completing keywords 1286 (Ref) external 55 (UG) using 50 (UG) |
| Text Editor view 1284 (Ref) crossprobing 424 (UG) |
| Text Editor window colors 53 (UG) crossprobing 53 (UG) fonts 53 (UG) |
| text files crossprobing 426 (UG) |
| text macro Verilog 129 (HDLRef) |
| the 95 (CmdRef) |
| The Synopsys FPGA Product Family 2 (UG) |
| third-party vendor tools invoking 777 (UG) |
| through constraints 200 (UG) AND lists 201 (UG) OR lists 200 (UG) |
| point-to-point delays 311 (CmdRef) through points clocks 337 (CmdRef) lists, multiple 333 (CmdRef) |
| lists, single 332 (CmdRef) |
| multiple 333 (CmdRef) product of sums UI 333 (CmdRef) |
| single 332 (CmdRef) specifying for timing exceptions 332 |
| (CmdRef) specifying for timing report 533 (CmdRef) |
| tie_pin command 772 (CmdRef) |
| |

| time borrowing 1749 (Ref) | set_min_delay 377 (CmdRef) |
|---|---|
| time stamp, checking on files 85 (UG) | set_multicycle_path 380 (CmdRef) |
| time stamps | set_output_delay 384 (CmdRef) |
| Xilinx partition flow 1123 (UG) | set_reg_input_delay 387 (CmdRef) set_reg_output_delay 388 (CmdRef) |
| TimeQuest | translating qsf 699 (UG) |
| supported constraints for import 701 | Xilinx output file (Legacy) 248 (UG) |
| (UG) | |
| TIMESPEC I/O constraint (Xilinx) | timing constraints (Legacy) 227 (UG) |
| xc_use_timespec_for_io attribute 4187 | timing exceptions |
| (AttrRef) | False Paths panel 328 (CmdRef) multicycle paths 325 (CmdRef) |
| timing | priority 338 (CmdRef) |
| prototypes 1196 (UG) | specifying paths/points 328 (CmdRef) |
| syn_tco directive 4013 (AttrRef) | timing exceptions, adding constraints |
| syn_tpd directive 4019 (AttrRef) | after synthesis 464 (UG) |
| syn_tsu directive 4037 (AttrRef) | timing exceptions, modifying with adc |
| timing analysis 452 (UG) | 464 (UG) |
| timing analysis of critical paths (HDL | timing failures 458 (UG) |
| Analyst tool) 1361 (Ref) | timing failures, definition 1363 (Ref) |
| timing analysis using STA 460 (UG) | timing information commands 452 (UG) |
| timing analyst cross-clock paths 1433 (Ref) | timing information in HDL views 453 (UG) |
| generating report 519 (CmdRef) | timing information, critical paths 457 |
| timing analyzer | (UG) |
| wildcards 538 (CmdRef) | timing information, displaying (HDL |
| timing annotated properties (.tap) 1419 | Analyst tool) 549 (CmdRef) |
| (Ref) | timing optimization 534 (UG) |
| timing budgeting | timing report 1427 (Ref) |
| compile points 597 (UG) | asynchronous clock report 531 (CmdRef) |
| timing constraints | clock relationships 1433 (Ref) |
| checking 500 (CmdRef) | customized (.ta file) 1419 (Ref) |
| conflict resolution 338 (CmdRef) | defining through points 533 (CmdRef) |
| constraint priority 338 (CmdRef) | file (.ta) 1419 (Ref), 519 (CmdRef) |
| create_clock 343 (CmdRef) | header 1428 (Ref) interface information 1434 (Ref) |
| create_generated_clock 345 (CmdRef) | performance summary 1428 (Ref) |
| FPGA 342 (CmdRef) reset_path 349 (CmdRef) | specifying slack margin 534 (CmdRef) |
| See also FPGA timing constraints | using path filtering 534 (CmdRef) |
| See constraints | timing report file |
| set_case_analysis 351 (CmdRef) | generating custom 530 (CmdRef) |
| set_clock_groups 353 (CmdRef) | stand-alone 532 (CmdRef) |
| set_clock_latency 360 (CmdRef) | Timing Report panel |
| set_clock_route_delay 362 (CmdRef) | Implementation Options dialog box 455 |
| set_clock_uncertainty 363 (CmdRef) | (CmdRef) |
| set_datapathonly_delay 365 (CmdRef) | Number of Critical Paths 456 (CmdRef) |
| set_false_path 368 (CmdRef) set_input_delay 371 (CmdRef) | Start/End Points 456 (CmdRef) |
| set_max_delay 374 (CmdRef) | Timing Report View 475 (UG), 520 (CmdRef) |
| | |

| accessing from Project Status View 1270 (Ref) | Toggle bookmark command 403 (CmdRef |
|---|--|
| options 520 (CmdRef) | tool conventions 12 (DebugRef) |
| using 475 (UG) | tool tags |
| timing report, stand-alone 460 (UG) | creating 777 (UG) definition 777 (UG) |
| timing reports | tool tips |
| asynchronous clocks 1435 (Ref) | Physical Analyst 1041 (UG) |
| file. See timing report file filtering 531 (CmdRef) log file (.srr) 1425 (Ref) parameters 519 (CmdRef) | toolbars 1298 (Ref), 26 (DebugRef) FSM 1302 (Ref), 1303 (Ref), 30 (DebugRef) moving and docking 1298 (Ref) |
| specifying format options 108 (UG) stand-alone 519 (CmdRef) | Toolbars command 415 (CmdRef), 14 (DebugRef) |
| stand-alone (.ta file) 519 (CmdRef) | tools |
| timing reports, custom 460 (UG) | invoking Debugger 4282 (DebugUG) |
| timing_applied.sdc file 699 (UG) timing_unapplied.sdc file 699 (UG) | Tools menu 667 (CmdRef) commands 667 (CmdRef) |
| | tooltips |
| Tip of the Day command 603 (CmdRef) | displaying 419 (CmdRef), 15 (DebugRef) |
| tips | tooltips (Physical Analyst) |
| memory usage 445 (UG) | copying information from 1042 (UG) |
| title bar information, HDL Analyst tool 1344 (Ref) | top level specifying 113 (UG) |
| TMR | top-down design flow |
| description 869 (UG) distributed 871 (UG) | compile point advantages 584 (UG) |
| gate-level netlist 871 (UG) | top-down hierarchical development flow |
| local. See local TMR 921 (UG) | subprojects 127 (UG) |
| Microsemi syn_radhardlevel 3859 (AttrRef) | top-down hierarchical synthesis flow 29 (UG) |
| physical separation of triplicates 885 (UG) | top-first hierarchical development flow 25 (UG) |
| physical seperation of triplicates using | |
| Design Planner. 886 (UG) syn_radhardlevel attribute 3857 (AttrRef) | transition watchpoint 13 (DebugRef) |
| using 871 (UG) using for ECC 921 (UG) | Translate Vendor IO command 499 (CmdRef) |
| using for RAM 921 (UG) | translate_off directive 4111 (AttrRef) |
| using Identify debug 940 (UG) | translate_on directive 4111 (AttrRef) |
| voter insertion examples 873 (UG) | translating constraints 504 (CmdRef) |
| TMR technique 936 (UG) | transparent hierarchical instances 1334 (Ref) |
| to constraints specifying 200 (UG) | lower-level logic on multiple sheets 1346 (Ref) |
| to points 535 (CmdRef) | operations resulting in 1354 (Ref) |
| clocks 336 (CmdRef) | pins and pin names 1337 (Ref) |
| multiple 331 (CmdRef) | transparent instances |
| objects 330 (CmdRef) Timing Analyzer 535 (CmdRef) | displaying pins 551 (CmdRef) flattening 442 (UG) |

| lower-level logic on multiple sheets 396 | initial prototype 1195 (UG) |
|--|--|
| (UG) trees of objects, Hierarchy Browser 1324 | type casting 161 (HDLRef) SystemVerilog 152 (HDLRef) |
| (Ref) | typedef (SystemVerilog) 146 (HDLRef) |
| trees, browser, collapsing and expanding 1324 (Ref) | U |
| trigger conditions 19 (DebugRef) | |
| trigger settings reloading 18 (DebugRef) saving 18 (DebugRef) | UCF clock priority with syn_clock_priority 3531 (AttrRef) Vivado support 1097 (UG) |
| trigger signal exporting 4308 (DebugUG), 27 (DebugRef) | UCF constraints 253 (UG) |
| triggering advance mode 23 (DebugRef) always-armed 21 (DebugRef) between IICEs 4304 (DebugUG), 76 (DebugRef) complex 47 (DebugRef), 23 (DebugRef) modes 4238 (DebugUG), 4300 (DebugUG) | converting to sdc manually 253 (UG) input files 257 (UG) supported 259 (UG) supported constraints 1384 (Ref) translating for logic synthesis 254 (UG) translation examples 1386 (Ref) unsupported 260 (UG) |
| simple 23 (DebugRef) | ucf file |
| state machine 4320 (DebugUG), 23 | using as input for logic design 254 (UG) |
| (DebugRef), 24 (DebugRef) state machines 47 (DebugRef) | ucf file (Legacy). See also synplicity.ucf |
| triggermode option 52 (DebugRef) | ucf2sdc 253 (UG) |
| - , | ucf2sdc.log file 258 (UG) |
| triggers 82 (DebugRef) complex 4240 (DebugUG) pre-configured 4291 (DebugUG) | UINISIM library simulation 2172 (Ref) |
| triggerstates option 47 (DebugRef) | UMRBus 4266 (DebugUG) |
| triggertime option 51 (DebugRef) | Uncomment Code 403 (CmdRef) |
| TriMatrix memory 1781 (Ref) | Undo command 402 (CmdRef), 13 (DebugRef) |
| triple modular redundancy. See TMR | Unfilter command 418 (CmdRef) |
| tristates black_box_tri_pins directive 3423 (AttrRef) | unfiltered schematic, compared with filtered 1327 (Ref) |
| converting drivers to muxes 4029 (AttrRef) pushing tristates, description 468 | unfiltering 550 (CmdRef) FSM diagram 418 (CmdRef) schematic 550 (CmdRef) |
| (CmdRef) | unfiltering schematic 1356 (Ref) |
| pushing tristates, example 468 (CmdRef) pushing tristates, pros and cons 468 | Unflatten Current Schematic command 547 (CmdRef) |
| (CmdRef) syn_tristate directive 4025 (AttrRef) | Unhide Instances command 550 (CmdRef) |
| tristates, Verilog 18 (HDLRef) | unhiding hidden instance 550 (CmdRef) |
| true dual-port block RAM 2078 (Ref) | Unified Power Format commands 705 (CmdRef) |
| true dual-port RAM See also multi-port RAMs | Unified Power Format. See UPF |
| TTFP compiler | |

| union construct (SystemVerilog) 157 (HDLRef) | copying job logs to log file 264 (UG) limitations 265 (UG) |
|--|--|
| unisim libraries | use ieee.std_logic_1164.all 4029 (AttrRef) |
| Virtex 2 with ISE 11 2102 (Ref) UNISIM library 2102 (Ref) | Use OFFSET for I/O constraints option 4187 (AttrRef) |
| UNIX | use statement (VHDL) 303 (HDLRef) |
| configure external programs 569 (CmdRef) | use synplify.attributes.all 4029 (AttrRef) |
| unnamed blocks (SystemVerilog) 219 (HDLRef) | user interface Synplify Premier/DP tools 1248 (Ref) Synplify Pro tool 1248 (Ref) |
| Unselect All command 553 (CmdRef) View menu (FSM Viewer) 418 (CmdRef) | Synplify tool 1248 (Ref) user interface, overview 1255 (Ref), 7 |
| unsigned arithmetic (VHDL) 289 (HDLRef) | (DebugRef) |
| unsigned functions 58 (HDLRef) | user-defined enumeration data types |
| unsupported language constructs VHDL | (VHDL) 288 (HDLRef) user-defined functions, SNS (VHDL) 331 |
| configuration declaration 378 (HDLRef) configuration specification 372 | (HDLRef) using 66 (UG) |
| (HDLRef) | |
| unsupported language constructs (VHDL) 285 (HDLRef) | using the mouse 1293 (Ref) utilities |
| unsupported.ucf 258 (UG) | lib2syn 1411 (Ref) sdc2fdc 1376 (Ref), 147 (CmdRef) |
| UpdateMEM using 511 (UG) | |
| using 511 (00) | V |
| updates from the Resource Center 601 | V v file 1406 (Ref), 1407 (Ref) |
| | v file 1406 (Ref), 1407 (Ref) variables |
| updates from the Resource Center 601 (CmdRef) | v file 1406 (Ref), 1407 (Ref) |
| updates from the Resource Center 601 (CmdRef) UPF checking implementation 1225 (UG) | v file 1406 (Ref), 1407 (Ref) variables accessing, get_env Tcl command 87 |
| updates from the Resource Center 601 (CmdRef) UPF checking implementation 1225 (UG) description 1201 (UG) properties for schematic viewing 1227 (UG) specifying commands for 1202 (UG) | v file 1406 (Ref), 1407 (Ref) variables accessing, get_env Tcl command 87 (CmdRef) reporting 87 (CmdRef) |
| updates from the Resource Center 601 (CmdRef) UPF checking implementation 1225 (UG) description 1201 (UG) properties for schematic viewing 1227 (UG) specifying commands for 1202 (UG) specifying isolation cells 1206 (UG) | v file 1406 (Ref), 1407 (Ref) variables accessing, get_env Tcl command 87 (CmdRef) reporting 87 (CmdRef) SystemVerilog 176 (HDLRef) |
| updates from the Resource Center 601 (CmdRef) UPF checking implementation 1225 (UG) description 1201 (UG) properties for schematic viewing 1227 (UG) specifying commands for 1202 (UG) | v file 1406 (Ref), 1407 (Ref) variables accessing, get_env Tcl command 87 (CmdRef) reporting 87 (CmdRef) SystemVerilog 176 (HDLRef) variables (VHDL) 299 (HDLRef) |
| updates from the Resource Center 601 (CmdRef) UPF checking implementation 1225 (UG) description 1201 (UG) properties for schematic viewing 1227 (UG) specifying commands for 1202 (UG) specifying isolation cells 1206 (UG) specifying power domains 1203 (UG) specifying retention registers 1215 (UG) verification 1230 (UG) UPF commands 705 (CmdRef) create_power_domain 711 (CmdRef) load_upf 718 (CmdRef) name_format 720 (CmdRef) | v file 1406 (Ref), 1407 (Ref) variables accessing, get_env Tcl command 87 (CmdRef) reporting 87 (CmdRef) SystemVerilog 176 (HDLRef) variables (VHDL) 299 (HDLRef) VCS Simulator command 501 (CmdRef) VCS-Analyst Integration tool 1157 (UG) using 1157 (UG) Vendor Constraints Implementation Results panel, Implementation Options dialog box 455 (CmdRef) |
| updates from the Resource Center 601 (CmdRef) UPF checking implementation 1225 (UG) description 1201 (UG) properties for schematic viewing 1227 (UG) specifying commands for 1202 (UG) specifying isolation cells 1206 (UG) specifying power domains 1203 (UG) specifying retention registers 1215 (UG) verification 1230 (UG) UPF commands 705 (CmdRef) create_power_domain 711 (CmdRef) load_upf 718 (CmdRef) name_format 720 (CmdRef) set_isolation_control 730 (CmdRef) set_retention 733 (CmdRef) set_retention_control 735 (CmdRef) set_scope 736 (CmdRef) | v file 1406 (Ref), 1407 (Ref) variables accessing, get_env Tcl command 87 (CmdRef) reporting 87 (CmdRef) SystemVerilog 176 (HDLRef) variables (VHDL) 299 (HDLRef) VCS Simulator command 501 (CmdRef) VCS-Analyst Integration tool 1157 (UG) using 1157 (UG) Vendor Constraints Implementation Results panel, Implementation Options dialog box 455 (CmdRef) writing 455 (CmdRef) vendor technologies Achronix 1693 (Ref) Intel 1769 (Ref) Lattice 1887 (Ref) |
| updates from the Resource Center 601 (CmdRef) UPF checking implementation 1225 (UG) description 1201 (UG) properties for schematic viewing 1227 (UG) specifying commands for 1202 (UG) specifying isolation cells 1206 (UG) specifying power domains 1203 (UG) specifying retention registers 1215 (UG) verification 1230 (UG) UPF commands 705 (CmdRef) create_power_domain 711 (CmdRef) load_upf 718 (CmdRef) name_format 720 (CmdRef) set_isolation_control 730 (CmdRef) set_retention 733 (CmdRef) set_retention_control 735 (CmdRef) | v file 1406 (Ref), 1407 (Ref) variables accessing, get_env Tcl command 87 (CmdRef) reporting 87 (CmdRef) SystemVerilog 176 (HDLRef) variables (VHDL) 299 (HDLRef) VCS Simulator command 501 (CmdRef) VCS-Analyst Integration tool 1157 (UG) using 1157 (UG) Vendor Constraints Implementation Results panel, Implementation Options dialog box 455 (CmdRef) writing 455 (CmdRef) vendor technologies Achronix 1693 (Ref) Intel 1769 (Ref) |

| vendor-specific netlists 1695 (Ref), 1889 (Ref), 1983 (Ref), 2057 (Ref) | cross-module referencing 65 (HDLRef) crossprobing from HDL Analyst view |
|--|---|
| vendor-specific Tcl commands 774 (UG) | 424 (UG) |
| Verdi 733 (UG) | crossprobing to Physical Analyst 1054 (UG) |
| Verdi nWave viewer 4309 (DebugUG), 4310 (DebugUG) | defining FSMs 501 (UG) defining state machines with parameter |
| Verdi platform 4225 (DebugUG) | and 'define 502 (UG) |
| verification | directive syntax 133 (HDLRef) |
| UPF 1230 (UG) | editing operations 50 (UG) extract design parameters 470 (CmdRef) |
| Verilog | extracting parameters 111 (UG) |
| 'define statements 111 (UG) | flip-flops using always blocks 107 |
| 'ifdef and 'define statements 470 | (HDLRef) |
| (CmdRef) | Forward Annotation of Initial Values |
| 'ifdef 128 (HDLRef) | 1539 (Ref) |
| adding attributes and directives 117 | gate primitives 17 (HDLRef) |
| (ÚG) | generic technology library 1410 (Ref) |
| adding probes 570 (UG) | hierarchical design 126 (HDLRef) |
| allow duplicate modules (Tcl option) 152 | hierarchy 126 (HDLRef) |
| (CmdRef), 157 (CmdRef) | ignored language constructs 15 (HDLRef) |
| always blocks 89 (HDLRef) | ignoring code with 'ifdef 128 (HDLRef) |
| combinational logic 102 (HDLRef) | ignoring code with translate off/on 4111 |
| event control 103 (HDLRef) | (AttrRef) |
| level-sensitive latches 108 (HDLRef) | include paths, updating 89 (UG) |
| multiple event control arguments 89 | initial value data file 1536 (Ref) |
| (HDLRef) | initial values 90 (HDLRef) |
| asynchronous sets and resets 111 | initial values for RAMs 1533 (Ref) |
| (HDLRef) asynchronous state machines 121 | initial values for registers 90 (HDLRef) |
| (HDLRef) | initializing RAMs 506 (UG) |
| attribute syntax 133 (HDLRef) | instantiating |
| beta features 473 (CmdRef) | black boxes 124 (HDLRef) |
| black boxes 492 (UG), 124 (HDLRef) | gate primitives 17 (HDLRef) |
| black boxes, instantiating 492 (UG) | instantiating LPMs as black boxes |
| built-in gate primitives 17 (HDLRef) | (Intel) 522 (UG) |
| case sensitivity for Tcl Find command | Intel LPM library 528 (UG) Intel LPM megafunction example 522 |
| 206 (UG) | (UG) |
| checking source files 48 (UG) | Intel PLLs 1862 (Ref) |
| choosing a compiler 110 (UG) | language |
| clock DLLs 2131 (Ref) | constructs 14 (HDLRef) |
| combinational logic 101 (HDLRef) | language guidelines 89 (HDLRef) |
| combined data, port types 40 (HDLRef) | level-sensitive latches 108 (HDLRef) |
| comma-separated sensitivity list 41 | library directories 466 (CmdRef) |
| (HDLRef) | localparams (Verilog 2001) 57 (HDLRef) |
| comments, syntax 95 (HDLRef) | macro library (Xilinx) 2102 (Ref) |
| compiler, configuring 568 (CmdRef) | Microsemi ACTgen macros 2048 (Ref) |
| constant function (Verilog 2001) 43 | mixed language files 59 (UG) |
| (HDLRef) | module template 94 (HDLRef) |
| continuous assignments 104 (HDLRef), 108 (HDLRef) | multidimensional array (Verilog 2001) |
| creating source files 36 (UG) | 63 (HDLRef) |
| creaming source mes ou (oo) | multiplexer 103 (HDLRef) |

| netlist file 1420 (Ref) | setting option per file 110 (UG) |
|--|---|
| operators 14 (HDLRef) | signed signals 42 (HDLRef), 58 |
| overriding parameter value | (HDLRef), 61 (HDLRef) |
| with # 97 (HDLRef) | Verilog panel 464 (CmdRef) |
| with defparam 97 (HDLRef) PREP benchmarks 125 (HDLRef) | Verilog 2001 support 39 (HDLRef) |
| primitives 17 (HDLRef) | Verilog 95 1408 (Ref) |
| RLOCs 2135 (Ref) | -verilog argument |
| ROM inference 1550 (Ref) | Tcl 25 (CmdRef) |
| scalable adder, creating 97 (HDLRef) | Verilog include files |
| scalable modules 95 (HDLRef) | hierarchical designs 128 (HDLRef) |
| scaling by overriding parameter value | using _SEARCHFILENAMEONLY_ |
| with # (example) 97 (HDLRef) | directive 474 (CmdRef) |
| with defparam (example) 97 (HDLRef) | Verilog language support 13 (HDLRef), 137 |
| sequential logic 106 (HDLRef), 108 (HDLRef) | (HDLRef) |
| sequential shift components 520 (UG) | Verilog library files |
| sets and resets 110 (HDLRef) | using library extensions 56 (UG) |
| signal assignments always blocks 107 | Verilog macro libraries |
| (HDLRef) | Lattice 1925 (Ref) |
| signed multipliers 88 (HDLRef) | Microsemi 2047 (Ref) |
| signed signals (Verilog 2001) 42 (HDLRef), 58 (HDLRef), 61 (HDLRef) | Verilog model (.vmd) 596 (UG) |
| simple gates 17 (HDLRef) | Verilog panel 464 (CmdRef) |
| source files (.v) 1406 (Ref), 1407 (Ref) | Implementation Options dialog box 462 |
| specifying compiler directives 111 | (CmdRef) |
| (UG), 470 (CmdRef) | Multiple File Compilation Unit 465 (CmdRef) |
| specifying top-level module 113 (UG) | options 464 (CmdRef) |
| state machines 116 (HDLRef) | Push Tristates 465 (CmdRef) |
| state values (FSM) 120 (HDLRef) | SystemVerilog 464 (CmdRef) |
| structural netlist file (.vm) 1420 (Ref) | Verilog source file (.v) 1407 (Ref) |
| structural Verilog 126 (HDLRef) | |
| supported language constructs 14 (HDLRef) | Verilog synthesis guidelines 81 (HDLRef) |
| supported standards 1408 (Ref) | version information 603 (CmdRef), 59 (DebugRef) |
| syn_keep on multiple nets 3722 (AttrRef) | vhd file 1407 (Ref) |
| synchronous sets and resets 112 (HDLRef) | |
| synthesis macro 128 (HDLRef) | vhd source file 1407 (Ref) |
| synthesis text macro 128 (HDLRef) | VHDL |
| text macro 129 (HDLRef) | accessing packages 302 (HDLRef) |
| tristate gates 18 (HDLRef) | adding attributes and directives 116 |
| using library extensions 56 (UG) | (UG) |
| wildcard (*) in sensitivity list 39 | adding probes 570 (UG) adding source files to design library 300 |
| (HDLRef), 41 (HDLRef) | (HDLRef) |
| Verilog 2001 1408 (Ref) | assignment operators 292 (HDLRef) |
| constant statement 43 (HDLRef) | assignments 340 (HDLRef) |
| localparams 57 (HDLRef) | asynchronous FSM created with |
| multidimensional array 63 (HDLRef) | process 364 (HDLRef) |
| setting global option from the Project view 110 (UG) | asynchronous sets and resets 353 (HDLRef) |
| · · · · · · · · · · · · · · · · · · · | · · · · · · · · · · · · · · · · · · · |

| asynchronous state machines 363 (HDLRef) | editing operations 50 (UG) enumerated types as state values 361 |
|--|---|
| attribute syntax 401 (HDLRef) | (HDLRef) - |
| attributes package 401 (HDLRef) | enumeration encoding, default 341 |
| black boxes 494 (UG), 399 (HDLRef) | (HDLRef), 460 (CmdRef) |
| black boxes, instantiating 494 (UG) | events, defining outside process 345 |
| case sensitivity for Tcl Find command | (HDLRef) |
| 206 (UG) | extracting generics 113 (UG) |
| case statement 315 (HDLRef) | flip-flops 342 (HDLRef) |
| checking source file 48 (UG) | forgotten assignment to next state, |
| clock DLLs 2131 (Ref) | detecting 363 (HDLRef) |
| clock edges 344 (HDLRef) | FSM coding style 359 (HDLRef) |
| clock edges, wait statements 346 (HDLRef) | generics for scalable designs 394 (HDLRef) |
| combinational logic | global signals in mixed designs 62 (UG) |
| definition 325 (HDLRef) | hierarchical designs 365 (HDLRef) |
| examples 403 (HDLRef) | if-then-else statement 314 (HDLRef) |
| comments, syntax 341 (HDLRef) | ignored language constructs 286 |
| compiler, configuring 568 (CmdRef) | (HDLRef) |
| compiling design units into libraries 300 (HDLRef) | ignoring code with synthesis off/on 460 (CmdRef) |
| component instantiation 326 (HDLRef) | initialization state, extra 362 (HDLRef) |
| concurrent signal assignments 321 (HDLRef) | initializing RAMs with variable declarations 509 (UG) |
| conditional signal assignments 323 (HDLRef) | initializing with signal declarations 507 (UG) |
| configuration | instantiating |
| declaration 372 (HDLRef) | black boxes 399 (HDLRef) |
| specification 369 (HDLRef) | components 304 (HDLRef), 326 (HDLRef) |
| configuration statement 379 (HDLRef) | instantiating components 304 (HDLRef) |
| constants 113 (UG), 299 (HDLRef) | instantiating LPMs as black boxes |
| SNS (Selected Name Support) 328 | (Intel) 522 (UG) |
| (HDLRef) | integer data type 289 (HDLRef) |
| creating source files 36 (UG) | Intel LPM megafunction example 524 |
| crossprobing from HDL Analyst view | (UG) |
| 424 (UG) | Intel PLLs 1862 (Ref) |
| crossprobing to Physical Analyst 1054 | language |
| (UG) | constructs 284 (HDLRef), 286 (HDLRef) |
| D flip-flop with active-high reset, set | guidelines 340 (HDLRef) |
| asynchronous 354 (HDLRef) | support 283 (HDLRef) |
| synchronous 356 (HDLRef) | latch error, example 350 (HDLRef) |
| data types 287 (HDLRef) | level-sensitive latches |
| guidelines 340 (HDLRef) | concurrent signal assignment 347 |
| declaring and assigning objects 291 | (HDLRef) |
| (HDLRef) | process blocks 348 (HDLRef) |
| default assignment 361 (HDLRef) | unwanted 350 (HDLRef) |
| defining FSMs 502 (UG) | libraries 300 (HDLRef) |
| demand loading 333 (HDLRef) | attributes, supplied with synthesis |
| design libraries 300 (HDLRef) | tool 1408 (Ref), 302 (HDLRef) |
| detecting reset problems 362 (HDLRef) | library and package rules 303 (HDLRef) |
| directive syntax 401 (HDLRef) | library packages |
| dynamic range assignment 292 (HDLRef) | accessing 302 (HDLRef) |

| attributes package 401 (HDLRef) | examples 404 (HDLRef) |
|--|---|
| IEEE support 284 (HDLRef) | sequential shift components 519 (UG) |
| predefined 301 (HDLRef) | sequential statements 313 (HDLRef) |
| library statement 303 (HDLRef) | set signals 353 (HDLRef) |
| LPM instantiation example 527 (UG) macro libraries, Microsemi 2047 (Ref) | sharing operators in case statements 325 (HDLRef) |
| macro library (Xilinx) 2102 (Ref) | signal assignments 292 (HDLRef) |
| mixed language files 59 (UG) | concurrent 321 (HDLRef) |
| model template 341 (HDLRef) | conditional 323 (HDLRef) |
| naming objects 291 (HDLRef) | selected 323 (HDLRef) |
| object naming syntax 291 (HDLRef) | simple 322 (HDLRef) |
| operators 306 (HDLRef) | signals 297 (HDLRef) |
| packages 300 (HDLRef) | simple component instantiation 326 |
| ports 297 (HDLRef) | (HDLRef) |
| predefined enumeration types 287 | simple signal assignments 322 (HDLRef) |
| (HDLRef) | simulation using enumerated types 362 |
| predefined packages 301 (HDLRef) | (HDLRef) |
| PREP benchmarks 405 (HDLRef) | SNS 328 (HDLRef) |
| prepared components method of | constants 328 (HDLRef) |
| instantiation 527 (UG) | demand loading 333 (HDLRef) |
| process keyword 311 (HDLRef) | functions and operators 329 (HDLRef) |
| process template 343 (HDLRef) | user-defined function support 331 |
| modeling combinational logic 311 (HDLRef) | (HDLRef) source files (.vhd) 1407 (Ref) |
| processes 340 (HDLRef) | specifying top-level entity 113 (UG) |
| creating flip-flops and registers 342 | state machines 357 (HDLRef) |
| (HDLRef) | statements |
| registers 342 (HDLRef) | case 315 (HDLRef) |
| reset signals 353 (HDLRef) | generate 397 (HDLRef) |
| resource library, creating 303 (HDLRef) | if-then-else 314 (HDLRef) |
| resource sharing 325 (HDLRef) | library 303 (HDLRef) |
| RLOCs 2135 (Ref) | use 303 (HDLRef) |
| RTL view primitives 354 (HDLRef) | wait 346 (HDLRef) |
| scalable architecture, using 395 | structural netlist file (.vhm) 1420 (Ref) |
| (HDLRef) | supported language constructs 284 |
| scalable design | (HDLRef) |
| creating using generate statements | supported standards 1407 (Ref) |
| 397 (HDLRef) | synchronous FSM from concurrent |
| creating using generics 394 (HDLRef) | assignment statement 364 |
| creating using unconstrained vector | (HDLRef) |
| ports 393 (HDLRef) | synchronous sets and resets 354 |
| scalable designs 393 (HDLRef) | (HDLRef) |
| generate statement 397 (HDLRef) | synthesis |
| generics 394 (HDLRef) | attributes and directives 401 (HDLRef) |
| unconstrained vector ports 393 | examples 403 (HDLRef) |
| (HDLRef) | guidelines 339 (HDLRef) |
| Selected Name Support (SNS) 328 | unsupported language constructs 285 |
| (HDLRef) | (ĤDLRef) |
| selected signal assignments 323 | configuration declaration 378 (HDLRef) |
| (HDLRef) | configuration specification 372 |
| sensitivity list 312 (HDLRef) | (HDLRef) |
| sequential logic 325 (HDLRef) | use statement 303 (HDLRef) |

| user-defined enumeration data types 288 (HDLRef) | View FSM Info File command 553 (CmdRef) |
|--|--|
| variables 299 (HDLRef) wait statement inside process 346 (HDLRef) | View Log File command 416 (CmdRef) View menu 415 (CmdRef), 14 (DebugRef) |
| VHDL 2008 411 (HDLRef) enabling 427 (HDLRef) operators 412 (HDLRef) packages 425 (HDLRef) | Filter submenu 418 (CmdRef) Log File command 420 (CmdRef) Rats Nest submenu 662 (CmdRef) RTL and Technology view commands 416 (CmdRef) |
| -vhdl argument Tcl 25 (CmdRef) | View Result File command 416 (CmdRef) |
| VHDL assignment dynamic range 292 (HDLRef) VHDL components configuration declarations 372 (HDLRef) creating resource library 304 (HDLRef) instantiating 304 (HDLRef), 326 (HDLRef) specifying configurations 370 (HDLRef) vendor macro libraries 304 (HDLRef) VHDL files | View Sheets command 417 (CmdRef) views 1275 (Ref), 1680 (Ref) FSM 1325 (Ref) Project 1256 (Ref) removing 1298 (Ref) RTL 1320 (Ref) Technology 1322 (Ref) Virtex clock buffers 2130 (Ref) |
| adding library 82 (UG) adding third-party package library 82 (UG) | I/O buffers 2133 (Ref) netlist 2057 (Ref) PCI core 2108 (Ref) |
| VHDL generic mapping configuration statement 379 (HDLRef) | virtual clock, setting (Legacy) 231 (UG) Visual Properties command 417 (CmdRef) |
| VHDL libraries compiling design units 300 (HDLRef) setting up 429 (CmdRef) | Vivado environment variables 1098 (UG) flow 1096 (UG) |
| VHDL library specifying non-default (Intel) 1774 (Ref) | launching 97 (CmdRef) netlists 1096 (UG) options file 1103 (UG), 1104 (UG) |
| VHDL macro libraries Lattice 1926 (Ref) | running 1099 (UG) running incrementally 1107 (UG) |
| VHDL models 94 (DebugRef) | running place-and-route 1095 (UG) |
| VHDL multiple entities configuration statement 381 (HDLRef) | Vivado IP 718 (UG) importing 718 (UG) importing netlists 718 (UG) |
| VHDL panel DesignWare options 461 (CmdRef), 467 | vm file 1420 (Ref) |
| (CmdRef) Implementation Options dialog box 458 (CmdRef) | vqm inferred Clearbox 668 (UG) instantiated Clearbox 671 (UG) |
| VHDL port mapping configuration statement 380 (HDLRef) | vqm files naming requirements 1880 (Ref) |
| VHDL source file (.vhd) 1407 (Ref) | |
| vhm file 1420 (Ref) | W |
| vi text editor 55 (UG) View FSM command 553 (CmdRef) | wait statement, inside process (VHDL) 346 (HDLRef) |

| warning messages definition 49 (UG) | example 2107 (Ref) inferring 2105 (Ref) |
|--|--|
| warnings feedback muxes 535 (UG) filtering 285 (UG) sorting 285 (UG) | prerequisites for inference 2106 (Ref) wildcards effect of search scope 414 (UG) Find command (Tcl) 206 (UG) |
| watch command 82 (DebugRef) | in hierarchies 14 (DebugRef) |
| watch icon color coding 4224 (DebugUG) | in path names 12 (DebugRef) message filter 287 (UG) Tcl find command 224 (CmdRef) |
| Watch window 277 (UG) moving 278 (UG), 284 (UG) multiple implementations 98 (UG) resizing 278 (UG), 284 (UG) | text Find 404 (CmdRef), 28 (DebugRef), 35 (DebugRef) text replacement 413 (CmdRef) timing analyzer 538 (CmdRef) Verilog sensitivity list 39 (HDLRef), 41 |
| Watch Window. See Log Watch window watchdog mode | (HDLRef) |
| complex counter 52 (DebugRef) watchpoints 82 (DebugRef), 20 (DebugRef) activating 4285 (DebugUG), 4287 | wildcards (Find) examples 416 (UG) how they work 355 (UG), 414 (UG) wildcards (Physical Analyst) in Find command 1045 (UG) window Project 1256 (Ref) windows 1275 (Ref), 1680 (Ref) closing 1308 (Ref), 30 (DebugRef), 32 (DebugRef) console 24 (DebugRef) log watch 1276 (Ref) removing 1298 (Ref) Windows, 64-bit mapping 449 (CmdRef) |
| (DebugRef), 53 (DebugRef) waveform viewers | wires, preserving with syn_keep directive 3721 (AttrRef) |
| Verdi 4309 (DebugUG) | WNID_UG_PNR_SCRIPTS 1081 (UG) |
| web browser specifying for UNIX 597 (CmdRef) | working directory displaying 58 (DebugRef) |
| web updates 601 (CmdRef) | write fsdb command 88 (DebugRef) |
| What's Cool 1289 (Ref) What's New 1289 (Ref) | write instrumentation command 89 (DebugRef) |
| while-loop statement 317 (HDLRef) | Write Output Netlist Only command 499 (CmdRef) |
| white boxes defined for ise2syn flow 749 (UG) EDK cores 749 (UG) ise2syn 491 (CmdRef) using syn_macro on non-secure cores 737 (UG) | write samples command 91 (DebugRef) write vcd command 93 (DebugRef) write vhdlmodel command 94 (DebugRef) write_vhdl 152 (CmdRef) |
| wide adder/subtractor 2099 (Ref) | |

wide adders/subtractors

| X | clock skew 2143 (Ref) compile point timing data 2142 (Ref) |
|--|---|
| xc_area_group (Xilinx) 4115 (AttrRef) | compile points 2170 (Ref) |
| xc_clockbuftype attribute 4121 (AttrRef) | CoreGen 2108 (Ref) |
| specifying 2130 (Ref) | CPLD device options 2157 (Ref) |
| xc_fast attribute 4127 (AttrRef) | CPLD options 2159 (Ref) |
| for critical paths 2101 (Ref) | CPLD project command 2161 (Ref) CPLD technologies 2157 (Ref), 2161 (Ref) |
| xc_fast_auto_attribute_4131_(AttrRef) | DDR register inference 2082 (Ref) |
| xc_global_buffers | design guidelines 2101 (Ref) |
| and syn_global_buffers 4137 (AttrRef) | directives 2173 (Ref) |
| xc global buffers attribute 4137 (AttrRef) | distributed RAM 1490 (Ref) |
| | distributed RAM inference 1487 (Ref) |
| xc_isgsr directive 4141 (AttrRef) | DSP component 3581 (AttrRef), 3589 (AttrRef) |
| xc_loc attribute 4147 (AttrRef) | dynamic SRL tables 2086 (Ref) |
| assigning locations in SCOPE 2123 (Ref) | fanout limits 2138 (Ref) |
| xc_map attribute 4151 (AttrRef) | forward-annotating properties 4159 |
| relative location 2134 (Ref) | (AttrRef) |
| xc_padtype attribute 4157 (AttrRef) | gated clocks 2141 (Ref) |
| specifying I/Os 2133 (Ref) | generated clocks 2141 (Ref) |
| xc_props attribute 4159 (AttrRef) | GSR 2104 (Ref) I/O buffers 2133 (Ref) |
| xc_pulldown attribute 4167 (AttrRef) | I/O insertion, manual 2127 (Ref) |
| xc_pullup attribute 4167 (AttrRef) | I/O locations 2090 (Ref), 2122 (Ref) |
| xc_rloc attribute 4173 (AttrRef) | including cores for synthesis 737 (UG) |
| specifying relative location 2135 (Ref) | inferring dynamic SRL 2086 (Ref) |
| xc_slow attribute 4179 (AttrRef) | inferring I/O buffers with syn_diff_io 3545 (AttrRef) |
| xc_use_keep_hierarchy attribute 4181 | INIT property 2112 (Ref) |
| (AttrRef) | INIT property, VHDL 2115 (Ref) |
| xc_use_timespec_for_io attribute 4187 | instantiating I/O pads 2089 (Ref) |
| (AttrRef) | IP cores 734 (UG), 2108 (Ref) launching Vivado 97 (CmdRef) |
| xc_uset attribute 4193 (AttrRef) | macro libraries 2102 (Ref) |
| grouping instances for relative placement 2135 (Ref) | macros 2102 (Ref) |
| using to group instances 2135 (Ref) | mapping latches 2088 (Ref) |
| xcf files | multi-port RAMs 2078 (Ref) |
| translating to sdc 257 (UG) | non-secure core flow 737 (UG) |
| xdc2fdc | OFFSET for I/O constraints 4187 |
| debugging translation 731 (UG) | (AttrRef) packing IOBs 2089 (Ref) |
| xflow and xtclsh 2169 (Ref) | packing registers 2119 (Ref) |
| | pad types 4157 (AttrRef) |
| Xilinx asymmetric block RAM 2077 (Ref) | partition flow 1116 (UG) |
| attributes 2173 (Ref) | pipelining 2140 (Ref) |
| black boxes 2088 (Ref), 2091 (Ref) | place & route options file 628 (CmdRef) |
| block RAMs 2078 (Ref) | place-and-route option file, Vivado 1103 |
| byte-enable RAM 1525 (Ref) | (UG) post-synthesis simulation 2172 (Ref) |
| byte-enable RAM inference 1525 (Ref) clock buffers 2130 (Ref) | register balancing 2140 (Ref) |

| register inference 2080 (Ref) relative locations attributes 2099 (Ref) | converting with ise2syn 739 (UG), 489 (CmdRef) |
|---|---|
| resource usage report 2163 (Ref) | Xilinx SSI technology 2059 (Ref) |
| retiming 2140 (Ref) | Xilinx USB cable settings 42 (DebugRef) |
| running from synthesis tool 569 (CmdRef) | Xilinx Vivado 2018.3 75 (UG) |
| secure core flow 737 (UG) | XILINX VIVADO 76 (UG) |
| shift registers 515 (UG) | Xilinxauto cable settings 43 (DebugRef) |
| SLR 2059 (Ref) | _ , _ , |
| Spartan device options 2147 (Ref) | XML converter using Xilinx Partition Flow 213 (CmdRef) |
| Spartan options 2150 (Ref) Spartan project command 2157 (Ref) | xnf file (Xilinx) 2056 (Ref) |
| Spartan technologies 2155 (Ref) | |
| specifying pin location 2090 (Ref), 2122 | xpartition.pxml file 1123 (UG) |
| (Ref) | XPM 75 (UG) |
| startup blocks 2104 (Ref) synthesis constraint files (Legacy) 248 | XPM-memory 76 (UG) |
| (UG) | xtclsh executable 2169 (Ref) |
| synthesis design flows 2060 (Ref) | Z |
| technologies 2055 (Ref) | L |
| TIMESPEC for I/O constraints 4187 (AttrRef) | zoom |
| tips for optimizing 2101 (Ref) | using the mouse wheel and Ctrl key |
| translating PAD file to constraint file | 1297 (Ref) |
| 504 (CmdRef) | zoom mouse pointer 416 (CmdRef) |
| true dual-port RAM. <i>See</i> multi-port RAMs | Zoom Out command 416 (CmdRef) |
| updating compile points 2142 (Ref) using BUFR 2129 (Ref) | Zoom Selected command Physical Analyst view 688 (CmdRef) |
| Virtex device options 2147 (Ref) | zoom selected objects (Physical Analyst) |
| Virtex options 2150 (Ref) | 1024 (UG) |
| Virtex project command 2157 (Ref) | |
| Virtex technologies 2155 (Ref) | |
| XC4000 project command 2157 (Ref) | |
| Xilinx differential I/O buffer inference 2089 (Ref), 2128 (Ref) | |
| Xilinx DSP48 register conversion 3523 (AttrRef), 3531 (AttrRef), 3867 (AttrRef) | |
| Xilinx forward-annotation datapath only 365 (CmdRef) | |
| Xilinx parallel cable settings 41 (DebugRef) | |
| Xilinx Parameterized Macro 75 (UG) | |
| Xilinx Partition Flow | |
| using the standalone XML converter 213 (CmdRef) | |
| Xilinx Partition flow | |
| syn_sxml2pxml Tcl command 213 (CmdRef) | |
| Xilinx projects | |
| | |