/test/reg_bus/clk

/test/reg_bus/data_in 0 1 2 3 4

/test/reg_bus/data_out 0 1 2 3

/test/reg_bus/reset

/test/reg_bus/cb/cb_event φ φ φ φ

/test/reg_bus/cb/data_out 0 1 2

/test/reg_bus/cb/data_in 0 1 2 3 4

600 ns   700 ns   800 ns   900 ns   1000 ns

Entity:test Architecture: Date: Sun Sep 27 08:08:36 PM MDT 2009   Row: 1 Page: 1