



Category:

- ..... General
- ..... Files
- ..... Libraries
- ..... Device
- + Operating Settings and Conditions
- + Compilation Process Settings
- + EDA Tool Settings
- + Analysis & Synthesis Settings
- ..... Filter Settings
- + **Timing Analysis Settings**
- ..... Assembler
- ..... Design Assistant
- ..... SignalTap II Logic Analyzer
- ..... Logic Analyzer Interface
- + Simulator Settings
- ..... PowerPlay Power Analyzer Settings
- ..... SSN Analyzer

### Timing Analysis Settings

Specify whether to use the TimeQuest Timing Analyzer or the Classic Timing Analyzer as the default timing analysis tool. The TimeQuest Timing Analyzer requires a Synopsys Design Constraints File containing timing constraints or exceptions.

#### Timing analysis processing

- ☒ Use TimeQuest Timing Analyzer during compilation
- ☐ Use Classic Timing Analyzer during compilation

#### Description:

Specifies whether you want to use the TimeQuest Timing Analyzer or the Classic Timing Analyzer as the default timing analysis tool. The TimeQuest analyzer requires a Synopsys Design Constraints File (SDC) containing timing constraints or exceptions.

OK

Cancel