Skip to content
Ethernet Mezzanine Card for the Ultra96
Tcl Batchfile C
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
EmbeddedSw/ThirdParty/sw_services/lwip202_v1_19
PetaLinux
SDK
Vivado
docs
README.md

README.md

96B Quad Ethernet Mezzanine

Description

This repo contains example designs for the Opsero 96B Quad Ethernet Mezzanine board when used with the Avnet Ultra96.

96B Quad Ethernet Mezzanine

Important links:

Requirements

This project is designed for Vivado 2018.2. If you are using an older version of Vivado, then you MUST use an older version of this repository. Refer to the list of commits to find links to the older versions of this repository.

Projects in this repo

These are the different projects in the repo at the moment.

  • AXI Ethernet (axi-eth):
    • Uses soft AXI Ethernet IP to implement the MAC
    • Uses PCS/PMA or SGMII IP to implement the SGMII over LVDS links
    • Uses 625MHz clock from port 3 PHY, shared logic in SGMII core for port 3 RX
    • All 4 ports have been tested on hardware with lwIP echo server
  • PS GEM (ps-gem):
    • Uses PS integrated Gigabit Ethernet MACs (GEM)
    • Uses PCS/PMA or SGMII IP to implement the SGMII over LVDS links
    • Uses 625MHz clock from port 3 PHY, shared logic in SGMII core for ports 0 and 1
    • All 4 ports have been tested on hardware with lwIP echo server and PetaLinux

Getting started

For build and usage instructions, please refer to the Getting Started section of the user guide:

Getting started with the 96B Quad Ethernet Mezzanine

Technical support

For questions or technical support, please post in the Opsero forums for the 96B Quad Ethernet Mezzanine:

Opsero Support Forums

You can’t perform that action at this time.