PSet 8

Part A

```
module fec pipelined(clk in, start in, data in, done out, fec out, fsm state out, cycle count out);
    input
                    clk in;
    input
                    start in;
                    data in;
    input
    output
                    done out;
    output
           [95:0] fec out;
    output [179:0] fsm state out;
              [5:0] cycle count out;
    output
    localparam CRC WIDTH = 16;
             [CRC WIDTH-1:0] crc;
    wire
    // output of the crc combined with data which will go to fec
             [47:0] fec input intermediate;
    wire
    // shift register for data
             [31:0] data shift reg = 32'b0;
    rea
    // counter which detemines no of clock cycles
              [5:0] cycle count out = 0;
    reg
    // fun little easter egg
            [179:0] msg for the ta;
    wire
    assign msq for the ta = 180 \cdot h073032108111118101032121111117032071105109046;
    // as I'm doing the fec encoding in one clock cycle, is there a state?
    assign fsm state out = msg for the ta;
    crc crc1(
                .clk in(clk in),
                .start in(start in),
                .data in(data in),
                .done out(done out),
                .r out(crc)
            );
    // concatenate the bits
```

```
assign fec input intermediate = {data shift reg, crc};
    fec f1 (
                 .data in(fec input intermediate),
                 .fec out(fec out)
            );
    always @(posedge clk in or posedge start in)
    begin
        if (start in)
        begin
            cycle count out <= 6'b0;
            data shift reg <= 32'b0;</pre>
        end
        else if (~done out)
        begin
            cycle count out <= cycle count out + 1;</pre>
            data shift reg <= {data shift reg[30:0], data in};</pre>
        end
    end
endmodule
`include "crc.v"
`include "fec.v"
```

crc.v

```
module crc(clk in, start in, data in, done out, r out);
    input clk in, start in, data in;
    output done out;
    output [15:0] r out;
                     = 1'b0;
    reg start latch
    reg [15:0] r out
                            = 16'hFFFF;
    // determines number of clock cycles before done signal is asserted
    reg [6:0] counter
                            = 7'd31:
    // the next value of the counter
    wire [6:0] counter next;
    // done signal is asserted when we get to 64
    // this prevents any potential glitches
    assign done out = counter next[6];
    // increment the counter
    assign counter_next = counter + 1;
```


```
always @ (posedge clk in)
    begin
    if (start in)
        begin
            // reset the vals
            start latch <= 1'b1;</pre>
            r_out <= 16'hFFFF;
            counter <= 7'd31;</pre>
        end
        else
        begin
            if (start latch & ~(counter next[6]))
            begin
                // create the gen polynomial
                r_out <= { r_out[15] ^ r_out[14] ^ data_in,
                             r out[13:2],
                             r_out[15] ^ data_in ^ r_out[1],
                             r out[0],
                             r_out[15] ^ data in
                      };
                counter <= counter next;</pre>
            end
            else
            begin
                start latch <= 1'b0;</pre>
                // If you don't want done out to stay high, uncomment below
                // counter <= 7'd32;
            end
        end
    end
endmodule
```

fec.v:

```
wire
              [DATA WIDTH - 1:0] data in rev;
              [(2*DATA WIDTH-1):0] fec out rev;
    wire
   // assign the first 6 values of the fec because x[n-3] is not defined
   // do it so p[1] and p[0] are reversed as we will reverse later on
   assign fec out rev[1] = data in rev[0];
   assign fec out rev[0] = data in rev[0];
   assign fec out rev[3] = data in rev[1] ^ data_in_rev[0];
   assign fec out rev[2] = data in rev[1];
   assign fec out rev[5] = data in rev[2] ^ data in rev[1] ^ data in rev[0];
   assign fec out rev[4] = data in rev[2] ^ data in rev[0];
   // generate the rest of the fec
    generate
       genvar i;
       for (i = 3; i < DATA WIDTH; i = i + 1)
       begin:fec rev gen
           assign fec out rev[2*i + 1] = data in rev[i] ^ data in rev[i-1] ^ data in rev[i-2] ^ data in rev[i-3];
           assign fec out rev[2*i] = data in rev[i] ^ data in rev[i-2] ^ data in rev[i-3];
       end
    endgenerate
   // reverse the fec so it is the correct endianness
    generate
       genvar j;
       for (j = 0; j < 2*DATA WIDTH; j = j + 1)
       begin:fec gen
           assign fec out[j] = fec out rev[(2*DATA WIDTH-1)-j];
       end
    endgenerate
   // revese the data input endianness
   generate
       genvar k;
       for (k = 0; k < DATA WIDTH; k = k + 1)
       begin:input rev
           assign data in rev[k] = data in[(DATA WIDTH-1)-k];
       end
   endgenerate
endmodule
```

```
module fec pipelined tb;
    reg clk = 1'b0;
    reg [31:0] data = 32'h03010203;
    wire [95:0] correct fec = 96'h000E8C037C0DF00E828C0E5E;
    wire correct;
    assign correct = (correct fec == fec);
    reg start;
    reg serial;
    wire done;
    wire [95:0] fec;
    wire [179:0] fsm state;
    wire [5:0] cycle_count;
                data clk;
    reg
    fec pipelined fp1(
                        .clk in(clk),
                        .start in(start),
                        .data in(serial),
                        .done out(done),
                        .fec out(fec),
                        .fsm state out(fsm state),
                        .cycle count out(cycle count)
                    );
   initial
   begin // system clock
      forever #5 clk = !clk;
   end
   initial
   begin // data clk, ensures setup time met
      #2
      forever #5 data clk = !data clk;
   end
    integer i;
    initial
    begin
        $dumpfile("fec test.vcd");
        $dumpvars(0, fec pipelined tb);
        clk = 0:
        data clk = 0;
        start = 0;
```

```
serial = 0;
        // Wait 100 ns for global reset to finish
        #100;
        // start
        start=1;
        #10 start = 0;
        start=1;
        #10
        start = 0;
        #5;
        for (i=0; i<32; i=i+1)
        begin
            serial = data[31];
            @(posedge data_clk) data = {data[30:0],1'b0};
        end
        #100;
        $finish;
    end
endmodule
```



Waveform when done is asserted. The counter never reaches 34 because my solution is done by 32.

Part B

Pipelined code:

```
localparam RADIUS_SQ = RADIUS*RADIUS
```

```
always @(posedge pixel_clk)
begin
    deltax <= (hcount > (x+RADIUS)) ? (hcount - (x + RADIUS)) : ((x + RADIUS) - hcount);
    deltax <= (vcount > (y+RADIUS)) ? (vcount - (x + RADIUS)) : ((y + RADIUS) - vcount);
    if (deltax*deltax + deltay*deltay <= RADIUS_SQ)
    begin
        pixel <= COLOR;
    end
    else
    begin
        pixel <= 1'b0;
    end
end</pre>
```

The new pipelined code takes 2 clock cycles to produce an output. Thus in order to ensure the inputs from round_puck and the inputs hount and vocunt to pong_game are in sync, 2 pipeline stages are added to the input of the pong_game, rectangle and color bars module. Each set of registers that will hold previous values of hount and vocunt and be of width 11 and 10 respectively. Assuming the outputs of phsync, pvsync and pblank inside pong_game are set continuously to hsync, vsync and blank respectively, the hsync, vsync and blank inputs to the ADV7125 should also have 2 delay registers, each register storing 1 bit (for each of the 3 signals).