

```

1 module interleaver(
2     input  [7:0] byte0,
3     input  [7:0] byte1,
4     input  [7:0] byte2,
5     input  [7:0] byte3,
6     output [7:0] out0,
7     output [7:0] out1,
8     output [7:0] out2,
9     output [7:0] out3
10 );
11
12 assign out0 = { byte3[1], byte3[0], byte2[1], byte2[0], byte1[1], byte1[0], byte0[1], byte0[0] };
13 assign out1 = { byte3[3], byte3[2], byte2[3], byte2[2], byte1[3], byte1[2], byte0[3], byte0[2] };
14 assign out2 = { byte3[5], byte3[4], byte2[5], byte2[4], byte1[5], byte1[4], byte0[5], byte0[4] };
15 assign out3 = { byte3[7], byte3[6], byte2[7], byte2[6], byte1[7], byte1[6], byte0[7], byte0[6] };
16
17 endmodule
18
19 // Note they are the same!
20 module deinterleaver(
21     input  [7:0] byte0,
22     input  [7:0] byte1,
23     input  [7:0] byte2,
24     input  [7:0] byte3,
25     output [7:0] out0,
26     output [7:0] out1,
27     output [7:0] out2,
28     output [7:0] out3
29 );
30
31 assign out0 = { byte3[1], byte3[0], byte2[1], byte2[0], byte1[1], byte1[0], byte0[1], byte0[0] };
32 assign out1 = { byte3[3], byte3[2], byte2[3], byte2[2], byte1[3], byte1[2], byte0[3], byte0[2] };
33 assign out2 = { byte3[5], byte3[4], byte2[5], byte2[4], byte1[5], byte1[4], byte0[5], byte0[4] };
34 assign out3 = { byte3[7], byte3[6], byte2[7], byte2[6], byte1[7], byte1[6], byte0[7], byte0[6] };
35
36 endmodule

```

```

1 module problem2 #parameter SIGNED_INPUT = 0, parameter NONE_OF_THEM_ARE_ONE = 0 {
2     input  [7:0] problem_a,
3     output [3:0] solution_a,
4
5     input  [15:0] problem_b_1,
6     input  [15:0] problem_b_2,
7     output [16:0] solution_b,
8
9     input  [1:0] problem_c_0,
10    input  [1:0] problem_c_1,
11    input  [1:0] problem_c_2,
12    input  [1:0] problem_c_3,
13    output [1:0] solution_c,
14
15    input  [1:0] problem_d_0,
16    input  [1:0] problem_d_1,
17    input  [1:0] problem_d_2,
18    input  [1:0] problem_d_3,
19    output reg [1:0] solution_d
20 };
21
22 generate
23     if (SIGNED_INPUT == 0)
24         begin
25             assign solution_a = (problem_a >> 4);
26         end
27     else
28         begin
29             assign solution_a = (problem_a >>> 4);
30         end
31 endgenerate
32
33 assign solution_b = problem_b_1 + problem_b_2;
34
35 assign solution_c = (problem_c_3 == 1) ? (2'd3) : ((problem_c_2 == 1) ? (2'd2) : ((problem_c_1 == 1) ? (2'd1) : ((problem_c_0 == 1) ? (2'd0) : (NONE_OF_THEM_ARE_ONE))));
36
37 wire [3:0] is_one;
38 assign is_one = ((problem_d_3 == 1), ((problem_d_2 == 1) & ~(problem_d_3 == 1)), ((problem_d_1 == 1) & ~(problem_d_3 == 1) & ~(problem_d_2 == 1)), ((problem_d_0 == 1) & ~(problem_d_3 == 1) & ~(problem_d_2 == 1) & ~(problem_d_1 == 1)));
39
40 localparam I3_IS_ONE = 4'b1000;
41 localparam I2_IS_ONE = 4'b0100;
42 localparam I1_IS_ONE = 4'b0010;
43 localparam I0_IS_ONE = 4'b0001;
44
45 always @(*)
46 begin
47     case (is_one)
48         I3_IS_ONE: solution_d = 2'd3;
49         I2_IS_ONE: solution_d = 2'd2;
50         I1_IS_ONE: solution_d = 2'd1;
51         I0_IS_ONE: solution_d = 2'd0;
52         default: solution_d = NONE_OF_THEM_ARE_ONE;
53     endcase
54 end
55
56 endmodule

```

```

1 module problem3 #(parameter WIDTH = 16) (
2     input [WIDTH-1:0] data_in,
3     output even_parity_out
4 );
5
6 assign even_parity_out = ~(data_in);
7 endmodule

```

```

module problem1_tb;
    wire [7:0] byte0;
    wire [7:0] byte1;
    wire [7:0] byte2;
    wire [7:0] byte3;
    wire [7:0] out0;
    wire [7:0] out1;
    wire [7:0] out2;
    wire [7:0] out3;

    assign byte0 = 8'h00;
    assign byte1 = 8'h0E;
    assign byte2 = 8'h8C;
    assign byte3 = 8'h03;

    interleaver i1 (
                                                .byte0(byte0),
                                                .byte1(byte1),
                                                .byte2(byte2),
                                                .byte3(byte3),
                                                .out0(out0),
                                                .out1(out1),
                                                .out2(out2),
                                                .out3(out3)
    );

    initial
    begin
        $dumpfile("test.vcd");
        $dumpvars(0,problem1_tb);
        #10;
    end
endmodule

```

```
module problem2_tb;
```

```
    wire [7:0] problem_a;  
    wire [3:0] solution_a;  
    wire [3:0] solution_a2;  
    wire [15:0] problem_b_1;  
    wire [15:0] problem_b_2;  
    wire [16:0] solution_b;  
    wire [16:0] solution_b2;  
    wire [1:0] problem_c_0;  
    wire [1:0] problem_c_1;  
    wire [1:0] problem_c_2;  
    wire [1:0] problem_c_3;  
    wire [1:0] solution_c;  
    wire [1:0] solution_c2;  
    wire [1:0] problem_d_0;  
    wire [1:0] problem_d_1;  
    wire [1:0] problem_d_2;  
    wire [1:0] problem_d_3;  
    wire [1:0] solution_d;  
    wire [1:0] solution_d2;
```

```
    reg [7:0] op1;  
    reg [15:0] op2a;  
    reg [15:0] op2b;
```

```
    reg [1:0] i0;  
    reg [1:0] i1;  
    reg [1:0] i2;  
    reg [1:0] i3;
```

```
    assign problem_a = op1;  
    assign problem_b_1 = op2a;  
    assign problem_b_2 = op2b;  
    assign problem_c_0 = i0;  
    assign problem_c_1 = i1;  
    assign problem_c_2 = i2;  
    assign problem_c_3 = i3;  
    assign problem_d_0 = i0;  
    assign problem_d_1 = i1;  
    assign problem_d_2 = i2;  
    assign problem_d_3 = i3;
```

```
    problem2 #(.SIGNED_INPUT(0)) p2a(
```

```
        .problem_a(problem_a),  
        .solution_a(solution_a),  
        .problem_b_1(problem_b_1),  
        .problem_b_2(problem_b_2),  
        .solution_b(solution_b),
```

```

.problem_c_0(problem_c_0),
.problem_c_1(problem_c_1),
.problem_c_2(problem_c_2),
.problem_c_3(problem_c_3),
.solution_c(solution_c),
.problem_d_0(problem_d_0),
.problem_d_1(problem_d_1),
.problem_d_2(problem_d_2),
.problem_d_3(problem_d_3),
.solution_d(solution_d)

```

```
);
```

```
problem2 #(.SIGNED_INPUT(1), .NONE_OF_THEM_ARE_ONE(3)) p2b(
```

```

.problem_a(problem_a),
.solution_a(solution_a2),
.problem_b_1(problem_b_1),
.problem_b_2(problem_b_2),
.solution_b(solution_b2),
.problem_c_0(problem_c_0),
.problem_c_1(problem_c_1),
.problem_c_2(problem_c_2),
.problem_c_3(problem_c_3),
.solution_c(solution_c2),
.problem_d_0(problem_d_0),
.problem_d_1(problem_d_1),
.problem_d_2(problem_d_2),
.problem_d_3(problem_d_3),
.solution_d(solution_d2)

```

```
);
```

```
initial
```

```
begin
```

```

    $dumpfile("test.vcd");
    $dumpvars(0,problem2_tb);
    #10;

```

```

    op1 = 8'd16;
    op2a = 16'd5;
    op2b = 16'd127;
    i0 = 1;
    i1 = 1;
    i2 = 1;
    i3 = 1;
    #10;

```

```

    op1 = 8'b10100111;
    op2a = 16'd456;
    op2b = 16'd123;
    i0 = 1;

```

```
i1 = 3;  
i2 = 3;  
i3 = 3;
```

```
#10;  
i0 = 1;  
i1 = 1;  
i2 = 3;  
i3 = 3;
```

```
#10;  
i0 = 1;  
i1 = 0;  
i2 = 1;  
i3 = 0;
```

```
#10;
```

```
end
```

```
endmodule
```

```
module problem3_tb;

    reg [15:0] data;
    wire even_parity;

    problem3 p3(
        .data_in(data),
        .even_parity_out(even_parity)
    );

    initial
    begin
        $dumpfile("test.vcd");
        $dumpvars(0,problem3_tb);
        #10;

        data = 16'b11111;

        #10;

        data = 16'b1111;

        #10;
    end
endmodule
```


