

A

B

C


D

A

B

C

D



HOLE SCHEDULE

ID	X mm	Y mm	DIA mm	KEEPOUT mm
MT1	4.00	4.00	3.40	not given
MT2	133.00	4.00	3.40	not given
MT3	4.00	83.00	3.40	not given
MT4	133.00	83.00	3.40	not given

PMOD HOST HEADERS

PORT	REF	EDGE	CX mm	CY mm	PIN1 X mm	PIN1 Y mm
Pmod A	JA	right	126.713	41.101	125.443	47.451
Pmod B	JB	right	126.713	16.717	125.443	23.067

FEATURE SCHEDULE

#	FEATURE	X EXTENT mm	Y EXTENT mm
1	micro-USB, programming and console	-0.51 to 4.49	29.15 to 37.15
2	USB type A host port	33.02 to 50.42	73.70 to 87.40
3	Ethernet RJ45	-0.60 to 21.05	40.20 to 59.98
4	User LEDs, single colour - not on this board	-	-
5	User LEDs, tri-colour - not on this board	-	-
6	Expansion connector, first - not on this board	-	-
7	Expansion connector, second - not on this board	-	-
8	Expansion connector, third - not on this board	-	-

LEGEND

- Board outline
- Component body, scheduled
- Pmod connector body
- Dimension, extension and leader

NOTES

- Viewed from the component side.
- Every dimension is read from the STEP model; TUL publish no drawing. Hole IDs are assigned by this drawing.
- The user LEDs LD0-LD3 and the two tri-colour LEDs are not in the model, so schedule rows 4 and 5 are empty; the board has them, above the four push buttons near the lower edge.
- TUL's product sheet gives the board as 87 x 140 mm; the model's laminate is 137.0 wide and the Pmod hosts reach 1.2 beyond it.
- Assembled envelope, connector overhang included: 137.60 x 87.40 mm.

SOURCES

- 3D model:
<https://discuss.pynq.io/t/pynq-z2-pcb-3d-step-files/2645> - PYNQ_Z2_20220218.STEP, TUL's SolidWorks export of 2022-02-18 posted by Xilinx; the earlier model on the same thread has the Pmod spacing wrong and is not used.
- User manual:
https://dpoauwqwqsy2x.cloudfront.net/Download/PYNQ_Z2_User_Manual_v1.1.pdf - v1.1: Pmod A is the upper host (section 16); 4 LEDs and 2 tri-colour LEDs (section 14).

TUL PYNQ-Z2

137 x 87 mm

DRAWN	VERSION	UNITS	SCALE
generated	v0.0-129-g83acf9e	mm	1:1
SIZE	SHEET	DRAWING NO	REV
A3	1 OF 1	FPGA-03	A
MATERIAL		GENERAL TOLERANCE	
PCB, 1.6 nominal		edge +/-0.20 hole pos +/-0.10 hole dia +/-0.08	