



Quick Start

[Create Project >](#)

[Open Project >](#)

[Open Example Project >](#)

Tasks

[Manage IP >](#)

[Open Hardware Manager >](#)

[XHub Stores >](#)



Create a New Vivado Project

This wizard will guide you through the creation of a new project.

To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.



< Back

Next >

Finish

Cancel

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.



Project name: project_Getting_started



Project location: C:/Users/Dell/Documents/projects/EISLER_A7_V4



Create project subdirectory

Project will be created at: C:/Users/Dell/Documents/projects/EISLER_A7_V4/project_Getting_started



< Back

Next >

Finish

Cancel

Project Type

Specify the type of project to create.

RTL Project

You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

- Do not specify sources at this time
- Project is an extensible Vitis platform

Post-synthesis Project

You will be able to add sources, view device resources, run design analysis, planning and implementation.

- Do not specify sources at this time

J/O Planning Project



Do not specify design sources. You will be able to view part/package resources.

Imported Project

Create a Vivado project from a Synplify, XST or ISE Project File.

Example Project

Create a new Vivado project from a predefined template.



New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

	Index	Name	Library	HDL Source For	Location
●	1	SEVEN_SEGMENT.vhd	xil_defaultlib	Synthesis & Simulation	C:/Users/Dell/Documents/projects/EISLER_A7_V4/Eisler_all details/Getting start
●	2	hex_seven_seg.vhd	xil_defaultlib	Synthesis & Simulation	C:/Users/Dell/Documents/projects/EISLER_A7_V4/Eisler_all details/Getting start

Scan and add RTL include files into project
 Copy sources into project
 Add sources from subdirectories

Target language: Verilog Simulator language: Mixed

< Back **Next >** Finish Cancel

New Project

Add Constraints (optional)



Specify or create constraint files for physical and timing constraints.

Use Add Files or Create File buttons below

Add Files Create File

Copy constraints files into project

< Back **Next >** Finish Cancel



New Project

Default Part

Choose a default Xilinx part or board for your project.

For EISLER ARTIX7 FPGA BOARD

Parts | Boards

[Reset All Filters](#)

Category:	All	Package:	All Remaining	Temperature:	All Remaining			
Family:	Artix-7	Speed:	All Remaining	Static power:	All Remaining			
Search:	<input type="text"/>							
Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceiver
xc7a35tcsg324-2	324	210	20800	41600	50	0	90	0
xc7a35tcsg324-2L	324	210	20800	41600	50	0	90	0
xc7a35tcsg324-1	324	210	20800	41600	50	0	90	0
xc7a35tcsg325-3	325	150	20800	41600	50	0	90	4
xc7a35tcsg325-2	325	150	20800	41600	50	0	90	4
xc7a35tcsg325-2L	325	150	20800	41600	50	0	90	4
xc7a35tcsg325-1	325	150	20800	41600	50	0	90	4
xc7a35tfgg484-3	484	250	20800	41600	50	0	90	4
xc7a35tfgg484-2	484	250	20800	41600	50	0	90	4
xc7a35tfgg484-2L	484	250	20800	41600	50	0	90	4
xc7a35tfgg484-1	404	250	20800	41600	50	0	90	4

[? < Back](#) [Next >](#) [Finish](#) [Cancel](#)

New Project

Default Part

Choose a default Xilinx part or board for your project.


For PINE SPARTAN7 FPGA BOARD

Parts | Boards

[Reset All Filters](#)

Category:	All	Package:	All Remaining	Temperature:	All Remaining			
Family:	Spartan-7	Speed:	All Remaining	Static power:	All Remaining			
Search:	<input type="text"/>							
Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceiver
xc7s15csga225-1IL	225	100	8000	16000	10	0	20	0
xc7s15csga225-1Q	225	100	8000	16000	10	0	20	0
xc7s15ftgb196-2	196	100	8000	16000	10	0	20	0
xc7s15ftgb196-1	196	100	8000	16000	10	0	20	0
xc7s15ftgb196-1IL	196	100	8000	16000	10	0	20	0
xc7s15ftgb196-1Q	196	100	8000	16000	10	0	20	0
xc7s25csga225-2	225	150	14600	29200	45	0	80	0
xc7s25csga225-1	225	150	14600	29200	45	0	80	0
xc7s25csga225-1IL	225	150	14600	29200	45	0	80	0
xc7s25csga225-1Q	225	150	14600	29200	45	0	80	0

[? < Back](#) [Next >](#) [Finish](#) [Cancel](#)





New Project Summary

- A new RTL project named 'project_Getting_started' will be created.
- 2 source files will be added.
- 1 constraints file will be added.

The default part and product family for the new project:
Default Part: xc7a35tcsg324-1
Product: Artix-7
Family: Artix-7
Package: csg324
Speed Grade: -1

To create the project, click Finish

< Back Next > **Finish** Cancel



The screenshot shows two instances of the Vivado IDE interface. The top instance is a standard project view, while the bottom one is specifically focused on the 'Design Runs' tab.

Top Instance (Standard Project View):

- Project Manager:** Shows the project structure with sources like hex_seven_seg.vhd and constraints.xdc.
- Project Summary:** Displays basic project information (Part: xc7a35tcsg324-1, Strategy: Vivado Synthesis Defaults) and a utilization graph showing resource usage (LUT, FF, IO, BUFG) across utilization percentages.
- DRC Violations:** Shows that no DRC violations were found.
- Timing:** Provides timing analysis with values like Worst Negative Slack (WNS): 7.431 ns and Total Number of Endpoints: 20.
- Power:** Shows power consumption details (Total On-Chip Power: 0.099 W).

Bottom Instance (Focused on Design Runs):


- Project Manager:** Same as the top instance.
- Design Runs:** This tab is highlighted and contains the following data:

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constrs_1	synth_design Complete!	7.431	0.000	0.324	0.000	0.000	0.099	0	12	20	0.0	0	0	9/10/2020 00:05:50	Vivado Synthesis Defaults (Vivado Synthesis 2020)	Vivado Synthesis Default Reports (Vivado Synthesis 2020)	
impl_1	constrs_1	write_bitstream Complete!							0	12	20	0.0	0	0	9/10/2020 00:01:25	Vivado Implementation Defaults (Vivado Implementation 2020)	Vivado Implementation Default Reports (Vivado Implementation 2020)	

A red box highlights the 'Open Target' button in the 'Design Runs' tab, and another red box highlights the 'Auto Connect' option in the dropdown menu that appears when the button is clicked.

Open Hardware Manager

Make sure board is powered on & USB connector is connected to computer properly



Now check output on board

