

BOOT OPTION

Top Configuration:

- PS MIO8
- QSPI D0
- QSPI D1
- QSPI SCK
- PS MIO7



Bottom Configuration:




- QSPI D3
- QSPI D2

Boot Mode	MIO[5] (QSPI_D3)	MIO[4] (QSPI_D2)
JTAG	0	0
NAND	0	1
QSPI-FLASH	1	0
SD Card	1	1


POWER ON RESET

The diagram illustrates a Power On Reset (POR) circuit. A TCM811TERCTR chip (U3) is used. Its #MIR pin (3) is connected to a push-button (KEY1) labeled 'POR RST'. The #RESET pin (1) is connected to ground. The VDD pin (4) is connected to a +3.3V supply through a 0.1uF capacitor (C14). The GND pin (2) is connected to a +3.3V supply through a 4.7K resistor (R19), which is also labeled 'PS_POR_B'.









MGTAVTT 4.7uF(1) 0.1uF(2)



MGTAVCC 4.7uF(1) 0.1uF(2)




POWER ON: VCCINT(1.0V)->VMGTAVCC(1.0V)->VMGTAVTT(1.2V)




GTP CLOCK

125MHz
















Chapter 5: Processing System (PS) Power and Signaling

Table 5-12: DDR Routing Topology



 www.alinx.com	
Title	AC7015 DDR3
Size	Document Number AC7015核心板 Schematics
Date	Thursday, September 26, 2019
Sheet	9 of 12
Rev	1.0



BANK35 IO Voltage is adjustable

