

REV	Description	Date
V1.0	First Release	2017-1-12

AC7010/AC7020 Schematics

Page Number	Description
Page01	Cover Page
Page02	Block Diagram
Page03	Zynq-7000 JTAG & Bank0
Page04	Zynq-7000 MIO Config
Page05	Zynq-7000 Bank13-34-35
Page06	Zynq-7000 Bank502
Page07	Zynq-7000 Power
Page08	DDR3
Page09	GPHY
Page10	USB OTG
Page11	UART, SD
Page12	EXTEND IO
Page13	POWER


ALINX www.alinx.com								
Title Zynq-7000 Cover Page								
Size	Document Number AC7010/AC7020 核心	板Schemati	cs			Rev 1.0		
Date:	Thursday, May 13, 2021	Sheet	1	of	13			










ALINX www.alinx.com					
Title Z	ynq-7000 JTAG & Bank0				
Size	Document Number AC7010/AC7020 核心板Schematics		Rev 1.0		
Date:	Saturday, December 29, 2018 Sheet 3 of	13	-		



















Www.alinx.com


Title Zynq-7000 Bank502


Size Document Number AC7010/AC7020 核心板Schematics P1.0


Date: Saturday, December 29, 2018 Sheet 6 of 13














FPGA 40 PIN External IO









www.alinx.com


Title Zynq-7000 LED & KEY & IO


Size Document Number AC7010/AC7020 核心板Schematics 1.0

Date: Saturday, Docember 29, 2018 Sheet 12 of 13










Power On Sequnce:

1.0V -> 1.8V -> 1.5 V -> 3.3V -> VCCIO



4	LINX	www.ali	nx.co	m		
Title P	ower					
Size	Document Number AC7010/AC7020 核心板Schematics				Rev 1.0	
Date:	Tuesday, October 29, 2019	Sheet	13	of	13	