
add f32, 3,000
add f64, 1,000
mul f64, 1,000
add i32, 32,768
mul f64, 5,000
add f64, 5,000
mul f64, 32,768
add f64, 32,768
add f32, 32,768
sum f64, 32,768
add f64, transposed 181x181
batched matmul f64, 8x64
matmul i32, 128
matmul f64, 64
matmul f64, 128
matmul f32, 128
matmul f64, 256
matmul f32, 256
sum over axis, 256x128
2.89x
2.88x
2.87x
1.75x
1.74x
1.73x
1.71x
1.70x
1.70x
1.34x
1.15x
1.11x
1.07x
1.07x
1.05x
1.05x
1.04x
1.01x
1.00x
elementwise (SIMD)
reduction
matrix multiply
strided
1.0
1.5
2.0
2.5
3.0
speedup with -cmm-counted-loops (paired median of 21 rounds)