System Timing

Paolo Bernardi

System timing


- A system can require
 - To wait for a delay time
 - To perform operations at regular time
- These functionalities are supported by peripheral cores called timers
- Timers main function is therefore to give the programmer opportunities to synchronize the system, based on counting.

User view of timers

- They are configurable module that implement a kind of counting mode
- Usually, when a count procedure reaches its end, the system needs to react
 - Typically an interrupt handler is entered at this point
 - Along timer count, the CPU can enter a reduced power mode.

Working principle

- Timers are supplied with a (dedicated) clock signal
- Timers ability is to count based on the clock
- Timers include registers to be programmed with a number of clock cycles to count



COUNT = number of clock cycles

Counting modes and timing computation

- A timer may be designed following different philosophies
 - Decreasing count interrupt when count reaches 0
 - Increasing count interrupt when a match value is reached
- Whatever the counting mode is the following formula can be used to compute the number of clock cycles to count

```
time [s] = count * Clock_Period [s]
```

count = time [s] / Clock_Period [s]

count = time [s] * frequency [1/s]

Timing computation examples

- To obtain a time setup of
 - 10 seconds
 - with a 25MHz frequency
- \rightarrow count = 10 [s] * 25*10⁶ [1/s]
- \rightarrow count = 25*10⁷
- \rightarrow count = 0x0EE6B280

- To obtain a time setup of
 - 10 milliseconds
 - With a frequency of 100MHz
- \rightarrow count = 10*10⁻³ [s] * 100*10⁶ [1/s]
- \rightarrow count = 10^6
- \rightarrow count = 0x000F4240

Timer count limits

- If a timing request is large, the count value could not fit in the timer register
- Hardware and software features can be used to address this issue
 - HW Cascade of counters
 - HW Prescalers (more later...)
 - SW Handler software count of HW events.


Timers in the LPC1768

It is quite normal that a System-on-Chip includes several timers

- Standard Timers to be programmed by the user to implement delays and regular intervals
- Operating System Timers to be used by system management software
- Extra Timers providing the system with specific functionalities
 - Repetitive Interrupt Timer
 - PWM.


Standard Timers

- The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an externally-supplied clock, and can optionally generate interrupts or perform other actions at specified timer values, based on four match registers.
- It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.




Match registers

- Four 32-bit match registers allows:
 - Continuous operation with optional interrupt generation on match
 - Stop timer on match with optional interrupt generation
 - Reset timer on match with optional interrupt generation
 - Unique interrupt is generated, the ISR must understand which of the 4 match registers fired the interrupt (by reading the IR)




Capture Signals

- A transition on a capture pin can be configured to load one of the Capture Registers
- with the value in the Timer Counter and optionally generate an interrupt.



External Match Output


• When a match register (MR3:0) equals the timer counter (TC) this output can either toggle, go low, go high, or do nothing.



Prescale Register


- TC is incremented every Prescale Register + 1 clock cycles (PR + 1)
- By default PR is 0, thus TC incremented every clock cycle
- It acts as frequency divider for achieving large timing requests.

count = time[s] *
$$\frac{\text{frequency } [1/s]}{(PR+1)}$$



Prescaler in action


- PR = 2 and MR (Match Register) = 6
- TC incremented every PR + 1 = 3 clock cycle



Main registers (basic timer usage)

Table 426. TIMER/COUNTER0-3 register map

| Generic Name | Description | Access | Reset Value |
|-----------------|---|--------|----------------|
| IR | Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending. | R/W | 0 |
| TCR | Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR. | R/W | 0 |
| TC | Timer Counter. The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR. | R/W | 0 |
| PR | Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC. | R/W | 0 |
| PC | Prescale Counter. The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface. | R/W | 0 |
| MCR | Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs. | R/W | 0 |
| MR0 | Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC. | R/W | 0 |



Match Registers

- The Match register values are continuously compared to the Timer Counter value
- When the two values are equal, actions can be triggered automatically
- The action possibilities are
 - to generate an interrupt
 - reset the Timer Counter
 - stop the timer
- Actions are controlled by the settings in the Match Control Register.

Match Control Register

- The Match Control Register is used to control what operations are performed when one of the Match Registers matches the Timer Counter
- 12 bits accessible each of the four MR is controlled with 3 bits

Table 430. Match Control Register (T[0/1/2/3]MCR - addresses 0x4000 4014, 0x4000 8014, 0x4009 0014, 0x4009 4014) bit description

| Bit | Symbol | Value | Description | Reset Value | |
|-----|--------|-------|---|-------------------|--|
| 0 | MR0I | 1 | Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC. | 0 | |
| | | 0 | This interrupt is disabled | | |
| 1 | MR0R | 1 | Reset on MR0: the TC will be reset if MR0 matches it. | 0 | |
| | | 0 | Feature disabled. | | |
| 2 | MR0S | 1 | Stop on MR0: the TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC. | 0 | |
| | | | 0 | Feature disabled. | |

Timer Control Register

- The Timer Control Register (TCR) is used to control the operation of the Timer/Counter
 - Counter Enable = 1 → Timer/Counter activated
 - Counter Reset = 1 → Timer/Counter fixed to reset value

Table 428. Timer Control Register (TCR, TIMERn: TnTCR - addresses 0x4000 4004, 0x4000 8004, 0x4009 0004, 0x4009 4004) bit description

| Bit | Symbol | Description | Reset Value |
|------|----------------|---|----------------|
| 0 | Counter Enable | When one, the Timer Counter and Prescale Counter are enabled for counting. When zero, the counters are disabled. | 0 |
| 1 | Counter Reset | When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero. | 0 |
| 31:2 | - | Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined. | NA |

Interrupt Register

- The Interrupt Register consists of 4 bits for the match interrupts and 2 bits for the capture interrupts.
 - If an interrupt is generated then the corresponding bit in the IR will be high.
 - Otherwise, the bit will be low.
- Writing a logic one to the corresponding IR bit will reset the interrupt
- Writing a zero has no effect.

Table 427. Interrupt Register (T[0/1/2/3]IR - addresses 0x4000 4000, 0x4000 8000, 0x4009 0000, 0x4009 4000) bit description

| Bit | Symbol | Description | Reset Value |
|------|---------------|---|----------------|
| 0 | MR0 Interrupt | Interrupt flag for match channel 0. | 0 |
| 1 | MR1 Interrupt | Interrupt flag for match channel 1. | 0 |
| 2 | MR2 Interrupt | Interrupt flag for match channel 2. | 0 |
| 3 | MR3 Interrupt | Interrupt flag for match channel 3. | 0 |
| 4 | CR0 Interrupt | Interrupt flag for capture channel 0 event. | 0 |
| 5 | CR1 Interrupt | Interrupt flag for capture channel 1 event. | 0 |
| 31:6 | - | Reserved | - |


Prescale Register

- The 32-bit Prescale register specifies the maximum value for the Prescale Counter
- The 32-bit Prescale Counter controls division of PCLK by some constant value before it is applied to the Timer Counter
- The Prescale Counter is incremented on every PCLK. When it reaches the value stored in the Prescale register, the Timer Counter is incremented and the Prescale Counter is reset on the next PCLK. This causes the Timer Counter to increment on every PCLK when PR = 0, every 2 pclks when PR = 1

| Prescale Register. When the Prescale Counter (below) is equal to | R/W | 0 | T0PR - 0x4000 400C | | |
|--|---|---|--|--|--|
| this value, the next clock increments the TC and clears the PC. | | | T1PR - 0x4000 800C | | |
| | | | T2PR - 0x4009 000C | | |
| | | | T3PR - 0x4009 400C | | |
| Prescale Counter. The 32-bit PC is a counter which is incremented | R/W | 0 | T0PC - 0x4000 4010 | | |
| to the value stored in PR. When the value in PR is reached, the TC | | | T1PC - 0x4000 8010 | | |
| is incremented and the PC is cleared. The PC is observable and | | | T2PC - 0x4009 0010 | | |
| controllable through the bus interface. | | | T3PC - 0x4009 4010 | | |
| | Prescale Counter. The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and | Prescale Counter. The 32-bit PC is a counter which is incremented R/W to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and | this value, the next clock increments the TC and clears the PC. Prescale Counter. The 32-bit PC is a counter which is incremented R/W 0 to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and | | |

Timer library

- lib_timer.c
 - init_timer(timer_num, timerInterval)
 - enable_timer(timer_num);
 - disable_timer(timer_num);
 - reset timer(timer num);
- IRQ_timer.c
 - TIMERO_IRQHandler();
 - TIMER1_IRQHandler();



Delay setup example


- Setup a 10 seconds delay with 25MHz supply frequency
- Raise and interrupt, reset and stop TC

```
24 = int main (void) {
25
                                                                        See slide 6 about
26
      SystemInit();
                                              /* System
                                                                          0x0EE6B280
      LED init();
                                              /* LED In:
      BUTTON init();
      init timer(0,0x0EE6B280);
                                              /* TIMERO
29
      enable timer(0);
30
31
      LPC SC->PCON |= 0x1;
                                              /* power-
33
      LPC SC->PCON &= 0xFFFFFFFFF;
34
35
      while (1) {
                                              /* Loop fo
          ASM("wfi");
```

init_timer function

 MCR setup occurs in init_timer through a configuration wizard.


```
24 - int main (void) {
25
26
      SystemInit();
      LED init();
      BUTTON init();
      init timer(0,0x0EE6B280);
29
30
      enable timer(0);
31
32
      LPC SC->PCON |= 0x1;
33
      LPC SC->PCON &= 0xFFFFFFFFF;
34
35 🗀
      while (1) {
36
          ASM("wfi");
37
38
39
```



lib_timer.c

Text editor and configuration wizard


```
//*** <<< Use Configuration Wizard in Context Menu >>> ***
    // <h> timer0 MCR
    // <e.0> MR0I
    // <i> 1 Interrupt on MRO: an interrupt is generated when MRO
    // <i> 0 This interrupt is disabled
    // </e>
     // <e.1> MROR
     // <i> 1 Reset on MRO: the TC will be reset if MRO matches it.
     // <i> 0 Feature disabled.
     // </e>
     // <e.2> MR0S
    // <i> 1 Stop on MRO: the TC and PC will be stopped and TCR[0]
         <i>> 0 Feature disabled.
     // <i> 0 Feature disabled.
136 // </e>
    // <e.11> MR3S
    // <i> 1 Stop on MR3: the TC and PC will be stopped and TCR[3]
139
     // <i> 0 Feature disabled.
140
    // </e>
141
     LPC TIMO->MCR = 7;
     // </h>
     //*** <<< end of configuration section >>>
```



Enable_timer function

 The timer is made running.

```
24 - int main (void) {
25
26
      SystemInit();
      LED init();
28
      BUTTON init();
29
      init timer(0,0x0EE6B280);
      enable timer(0);
30
31
32
      LPC SC->PCON |= 0x1;
33
      LPC SC->PCON &= 0xFFFFFFFFF;
34
35 🖹
      while (1) {
36
          ASM("wfi");
37
38
```



Timing check

20

 Measure time between breakpoints.

Main Program

SystemInit();

BUTTON init();

enable timer(0);

LPC SC->PCON |= 0x1;


init timer(0,0x0EE6B280);


LPC SC->PCON &= 0xFFFFFFFFF;

LED init();

24 - int main (void) {


```
** Function name: TimerO IRQHandler
15
    ** Descriptions:
                      Timer/Counter 0 interrupt handler
    ** parameters:
                       None
    ** Returned value:
                         None
20
21
22
   void TIMERO IRQHandler (void)
25
26
     LPC TIMO->IR = 1; /* clear interrupt flag */
      return;
28
  /* System Init
  /* LED Initial
  /* TIMERO Init
  /* power-down
```





Exercise 1

• Setup regular interval time interruption (Tutorial) KEY2



Exercise 2

- Improve the existing library to use:
 - All 4 Match Registers
 - The Prescaler
- Assume the system is running at 12.5 MHz, compute the maximum achievable delay
- Try to overcome this limitation using
 - HW resources available in the peripheral
 - SW methods.