Nome, MATRICOLA

Considerando il processore MIPS64 e l'architettura descritta in seguito:

- Integer ALU: 1 clock cycle
- FP arithmetic unit: pipelined 4 stages
- Data memory: 1 clock cycle
 FP multiplier unit: pipelined 8 stages
- FP divider unit: not pipelined unit that requires 10 clock cycles
 branch delay slot: 1 clock cycle, and the branch delay slot disabled
- forwarding enabled
- it is possible to complete instruction EXE stage in an out-of-order fashion.

Usando il frammento di codice riportato, si calcoli il tempo di esecuzione dell'intero programma in colpi di clock e si completi la seguente tabella.

```
for (i = 0; i < 100; i++) {
    v5[i] = v1[i]/v2[i];
    v6[i] = (v1[i]*v2[i])+(v3[i]/v4[i]);
}</pre>
```

/)	.data																																Clock
V1:	.double "100 values"																										Т	T	Т				
V2:	.double "100 values"																																
V3:	.double "100 values"																																
V5:	.double "100 zeros"																																
V4:	.double "100 values"																																
V5:	.double "100 values"																																
V6:	.double "100 values"																																
	.text																																
main:	daddui r1,r0,0	F	D	Е	M	W																											5
	daddui r2,r0,100		F	D	Е	M	W																										1
loop:	l.d f1,v1(r1)			F	D	Е	M	W																									12
	l.d f2,v2(r1)				F	D	Е	M	W																								1
	l.d f3,v3(r1)					F	D	Е	M	W																							1
	l.d f4,v4(r1)						F	D	Е	M	W																						1
	div.d f5,f1,f2							F	D	/	/	/	/	/	/	/	/	/	/	M	W												10

Nome, MATRICOLA

s.d f5,v5(r1)			F	Е	S	S	S	S	S	S	S	SS	M	W																					1
mul.d f5,f1,f2			F	D	S	S	S	S	S	S	S	S	*	*	*	*	*	*	*	*	M	W													8
div.d f6,f3,f4				F	S	S	S	S	S	S	S	SS	D	/	/	/	/	/	/	/	/	/	/ N	иV	V										3
add.d f1,f5,f6													F	D	S	S	S	S	S	S	S	S	S -	+ +	- +	+	M	W							4
s.d f1,v6(r1)														F	S	S	S	S	S	S	S	S	SI) E	ES	S	S	M	W						1
daddui r1,r1,8]	FL	S	S	S	Е	M	W					1
daddi r2,r2,-1																								F	S	S	S	D	Е	M	W				1
bnez r2,loop																												F	S	D	Е	M	W		2
halt																														F	N	N	N	N	01
Total													(5 + 1	100	* 3	6																		3606

Please consider an optimization of 3CC for the DIV: 7CC instead of 10CC to execute.

	.data																				Clock cycles
V1:	.double "100 values"																				
V2:	.double "100 values"																				
V3:	.double "100 values"																				
V5:	.double "100 zeros"																				
V4:	.double "100 values"																				
V5:	.double "100 values"																				
V6:	.double "100 values"																				
	.text																				
main:	daddui r1,r0,0	F	D	Е	M W	7															5

Nome, MATRICOLA

	daddui r2,r0,100	F	D	Е	M	W	7																																	1
loop:	l.d f1,v1(r1)		F	D	Е	M	I W	V																																12
	l.d f2,v2(r1)			F	D	Е	N	1 W	7																															1
	l.d f3,v3(r1)				F	D	E	E M	I W	7																														1
	l.d f4,v4(r1)					F	Г	Е	M	W	7																					T								1
	div.d f5,f1,f2						F	D	/	/	/	/	/	/	/	M	W																							$10 \rightarrow 7$
	s.d f5,v5(r1)							F	D	Е	S	S	S	S	S	S	M	W																					Т	1
	mul.d f5,f1,f2								F	D	S	S	S	S	S	S	*	*	*	*	*	*	*	*	M	W														8
	div.d f6,f3,f4									F	S	S	S	S	S	S	D	/	/	/	/	/	/	/	S	M	W													3 → 1
	add.d f1,f5,f6																F	D	S	S	S	S	S	S	S	+	+	+	+	M	W									4
	s.d f1,v6(r1)																	F	S	S	S	S	S	S	S	D	Е	S	S	S	М	W								1
	daddui r1,r1,8																									F	D	S	S	S	E N	M	W							1
	daddi r2,r2,-1																										F	S	S	S	D 1	Е	M	W						1
	bnez r2,loop																														F	S	D	Е	M	W				2
	halt																																F	N	N	N	N			01
	Total																			6	+ 1	00	* 3	1																3106

$$SPEEDUP_{enhanced} = \frac{10 + 3}{7 + 1} = 1.63 & FRACTION_{enhanced} = \frac{100 \cdot (10 + 3)}{3606} = 0.36$$

$$SPEEDUP_{computation} = \frac{1}{\left(1 - FRACTION_{enhanced}\right) + \frac{FRACTION_{enhanced}}{SPEEDUP_{enhanced}}} = 1.16 & SPEEDUP_{observation} = \frac{3606}{3106} \approx 1.16 \implies \checkmark$$

Nome, MATRICOLA

Domanda 2

Considerando il programma precedente e l'architettura del processore superscalare descritto in seguito; completare la tabella relativa alle prime 2 iterazioni. Processor architecture:

- Issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
 - i. 1 Memory address 1 clock cycle
 - ii. 1 Integer ALU 1 clock cycle
 - iii. 1 Jump unit 1 clock cycle
 - iv. 1 FP multiplier unit, which is pipelined: 8 stages
 - v. 1 FP divider unit, which is not pipelined: 10 clock cycles
 - vi. 1 FP Arithmetic unit, which is pipelined: 4 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).

# iteration		Issue	EXE	MEM	CDB x2	COMMIT x2
1	I.d f1,v1(r1)	1	2	3	4	5
1	I.d f2,v2(r1)	1	3	4	5	6
1	I.d f3,v3(r1)	2	4	5	6	7
1	I.d f4,v4(r1)	2	5	6	7	8
1	div.d f5,f1,f2	3	6	_	16	17
1	s.d f5,v5(r1)	3	6	_	_	17
1	mul.d f5,f1,f2	4	6	_	14	18
1	div.d f6,f3,f4	4	16	_	26	27
1	add.d f1,f5,f6	5	27	_	31	32
1	s.d f1,v6(r1)	5	7	_	_	32
1	daddui r1,r1,8	6	7	_	8	33

Nome, MATRICOLA

1	daddi r2,r2,-1	6	8	_	9	33
1	bnez r2,loop	7	10	_	_	34
2	I.d f1,v1(r1)	8	9	10	11	34
2	I.d f2,v2(r1)	8	10	11	12	35
2	I.d f3,v3(r1)	9	11	12	13	35
2	I.d f4,v4(r1)	9	12	13	14	36
2	div.d f5,f1,f2	10	26	_	36	37
2	s.d f5,v5(r1)	10	13	_	_	37
2	mul.d f5,f1,f2	11	13	_	21	38
2	div.d f6,f3,f4	11	36	_	46	47
2	add.d f1,f5,f6	12	47	_	51	52
2	s.d f1,v6(r1)	12	14	_	_	52
2	daddui r1,r1,8	13	14	_	15	53
2	daddi r2,r2,-1	13	15	_	16	53
2	bnez r2,loop	14	17	_	_	54