


# NXP LPC1768 fast usage guide



#### Available resources

- Reference manual:
  - LPC176x\_USER\_MANUAL.pdf
- Schematic:
  - HY-LandTiger\_BOARD\_SCHEMATIC.pdf
- Example:
  - Sample project






#### Composition of the chip

- ARM 32-bit Cortex-M3 Microcontroller with MPU, CPU clock up to 100MHz,
- 512kB on-chip Flash ROM with enhanced Flash Memory Accelerator,
- Four 32-bit Timers with capture/compare, Standard PWM Timer block,
- 64kB RAM, Nested Vectored Interrupt Controller,
- Eight channel General purpose DMA controller, AHB Matrix, APB,
- System Tick Timer, Repetitive Interrupt Timer, Brown-out detect circuit


#### Composition of the chip (II)

- Ethernet 10/100 MAC with RMII interface and dedicated DMA,
- USB 2.0 full-speed Device controller and Host/OTG controller with DMA,
- CAN 2.0B with two channels, Four UARTs, one with full Modem interface,
- Three I<sup>2</sup>C serial interfaces, Three SPI/SSP serial interfaces, I<sup>2</sup>S interface,
- General purpose I/O pins, 12-bit ADC with 8 channels, 10-bit DAC
- Motor control PWM for three-phase Motor control, Quadrature Encoder
- Watchdog Timer, Real Time Clock with optional Battery backup
- Power-On Reset, Power Management Unit, Wakeup Interrupt Controller
- Crystal oscillator, 4MHz internal RC oscillator, PLL

#### Board composition



### Block diagram of the Chip (user manual pg.9)



#### Sample project

- The following slides provide a top-down view of the Sample project which includes many files
- It is a base project that includes
  - boot of the chip
    - startup\_LPC17xx.s


#### includes libraries

- core\_cm3.c
- system\_LPC17xx.h & system\_LPC17xx.c
- The libraries of some peripheral core according to the following convention


```
    peripheral.h /* prototypes */
    lib_peripheral.c /* base functions */
    IRQ_peripheral.c /* interrupt service routines */
    funct peripheral.c /* advanced user functions */
```

### Sample project (II)


- The functionality of the project is the following
  - Pression of button INTO provokes the LD11 to switch ON
  - Pression of button KEY1 provokes the LD10 to switch ON
  - Pression of button KEY2 provokes the LD10 and LD11 to switch OFF







#### General view of the project



- The set of lib\_SoC\_board files provides all information needed to
  - Address system-on-chip peripheral registers
  - Setup clock distribution of the system
  - Manage interrupt enable and priority
- led and button EINT libraries are
  - Setting the system to react to the CPU requests
  - Handling external interrupts
  - Providing functions to simplify programmers work.

lib\_SoC\_board libraries
lpc17xx.h, sys\_lpc17xx.c and core\_cm3.h

### lib\_SoC\_board libraries lpc17xx.h, sys\_lpc17xx.c and core\_cm3.h

 Defines constants that store main memory addresses at C language level for accessing peripheral registrers

```
915
916
                                 Peripheral memory map
917
     /* Base addresses
918
919
     #define LPC FLASH BASE
                                    (0x0000000UL)
     #define LPC RAM BASE
920
                                    (0x10000000UL)
921 = #ifdef LPC17XX REV00
     #define LPC AHBRAMO BASE
                                    (0x20000000UL)
     #define LPC AHBRAM1 BASE
923
                                    (0x20004000UL)
    #else
     #define LPC AHBRAMO BASE
                                    (0x2007C000UL)
     #define LPC AHBRAM1 BASE
                                    (0x20080000UL)
    -#endif
927
     #define LPC GPIO BASE
                                    (0x2009C000UL)
    #define LPC APB0 BASE
                                    (0x40000000UL)
     #define LPC APB1 BASE
930
                                    (0x40080000UL)
     #define LPC AHB BASE
931
                                    (0x50000000UL)
     #define LPC CM3 BASE
                                    (0xE0000000UL)
932
```

# lib\_SoC\_board libraries lpc17xx.h, sys\_lpc17xx.

ULL)

Table 3.	LPC176x/5x	memory u	isage a	nd details
----------	------------	----------	---------	------------

Address range	General Use	Address range details and description		
0x0000 0000 to 0x1FFF FFFF	On-chip non-volatile memory	0x0000 0000 - 0x0007 FFFF	For devices with 512 kB of flash memory.	
		0x0000 0000 - 0x0003 FFFF	For devices with 256 kB of flash memory.	
		0x0000 0000 - 0x0001 FFFF	For devices with 128 kB of flash memory.	
		0x0000 0000 - 0x0000 FFFF	For devices with 64 kB of flash memory.	
		0x0000 0000 - 0x0000 7FFF	For devices with 32 kB of flash memory.	
	On-chip SRAM	0x1000 0000 - 0x1000 7FFF	For devices with 32 kB of local SRAM.	
		0x1000 0000 - 0x1000 3FFF	For devices with 16 kB of local SRAM.	
		0x1000 0000 - 0x1000 1FFF	For devices with 8 kB of local SRAM.	
	Boot ROM	0x1FFF 0000 - 0x1FFF 1FFF	8 kB Boot ROM with flash services.	
0x2000 0000 to 0x3FFF FFFF	On-chip SRAM (typically used for peripheral data)	0x2007 C000 - 0x2007 FFFF	AHB SRAM - bank 0 (16 kB), present on devices with 32 kB or 64 kB of total SRAM.	
		0x2008 0000 - 0x2008 3FFF	AHB SRAM - bank 1 (16 kB), present on devices with 64 kB of total SRAM.	
	GPIO	0x2009 C000 - 0x2009 FFFF	GPIO.	
0x4000 0000 to 0x5FFF FFFF	APB Peripherals	0x4000 0000 - 0x4007 FFFF	APB0 Peripherals, up to 32 peripheral blocks, 16 kB each.	
		0x4008 0000 - 0x400F FFFF	APB1 Peripherals, up to 32 peripheral blocks, 16 kB each.	
	AHB peripherals	0x5000 0000 - 0x501F FFFF	DMA Controller, Ethernet interface, and USB interface.	
0xE000 0000 to 0xE00F FFFF	Cortex-M3 Private Peripheral Bus	0xE000 0000 - 0xE00F FFFF	Cortex-M3 related functions, includes the NVIC and System Tick Timer.	

### lib\_SoC\_board libraries lpc17xx.h, sys\_lpc17xx.c and core\_cm3.h

 For every peripheral block, it defines a start address based on main memory constant

```
#define LPC APB0 BASE
                                     (0x40000000UL)
930
    #define LPC APBI BASE
                                     (0x400800000L)
     #define LPC AHB BASE
931
                                     (0x50000000UL)
     #define LPC CM3 BASE
932
                                     (0xE0000000UL)
933
934
     /* APB0 peripherals
935
     #define LPC WDT BASE
                                     (LPC APB0 BASE + 0x00000)
     #define LPC TIMO BASE
936
                                     (LPC APBO BASE + 0 \times 04000)
                                     (LPC APB0 BASE + 0x08000)
937
     #define LPC TIM1 BASE
938
     #define LPC UARTO BASE
                                     (LPC APB0 BASE + 0x0C000)
     #define LPC UART1 BASE
939
                                     (LPC APB0 BASE + 0 \times 100000)
940
     #define LPC PWM1 BASE
                                     (LPC APBO BASE + 0x18000)
     #define LPC I2C0 BASE
                                     (LPC APB0 BASE + 0x1C000)
942
     #define LPC SPI BASE
                                     (LPC APBO BASE + 0x20000)
     #define LPC RTC BASE
943
                                     (LPC APBO BASE + 0x24000)
     #define LPC GPIOINT BASE
                                     (LPC APB0 BASE + 0x28080)
     #define LPC PINCON BASE
                                     (LPC APB0 BASE + 0x2C000)
946
    #deline LPC SSPI BASE
                                     (LPC APBU BASE + UX3UUUU)
947
     #define LPC ADC BASE
                                     (LPC APBO BASE + 0x34000)
     #define LPC CANAF RAM BASE
948
                                     (LPC APB0 BASE + 0x38000)
     #define LPC CANAF BASE
                                     (LPC APB0 BASE + 0x3C000)
949
     #define LPC CANCR BASE
                                     (LPC APB0 BASE + 0x40000)
950
     #define LPC CAN1 BASE
                                     (LPC APB0 BASE + 0x44000)
951
```

### lib\_SoC\_board libraries lpc17xx.h, sys\_lpc17xx.c

#### Table 4. APB0 peripherals and base addresses

Table 4. APB0 p	peripherals and base addresses		
APB0 peripheral	Base address	Peripheral name	
0	0x4000 0000	Watchdog Timer	
1	0x4000 4000	Timer 0	
2	0x4000 8000	Timer 1	
3	0x4000 C000	UART0	
1	0x4001 0000	UART1	
5	0x4001 4000	reserved	
6	0x4001 8000	PWM1	
7	0x4001 C000	I <sup>2</sup> C0	
3	0x4002 0000	SPI	
)	0x4002 4000	RTC	
10	0x4002 8000	GPIO interrupts	
11	0x4002 C000	Pin Connect Block	
2	0x4003 0000	SSP1	
3	0x4003 4000	ADC	
4	0x4003 8000	CAN Acceptance Filter RAM	
5	0x4003 C000	CAN Acceptance Filter Registers	
6	0x4004 0000	CAN Common Registers	
17	0x4004 4000	CAN Controller 1	
8	0x4004 8000	CAN Controller 2	
19 to 22	0x4004 C000 to 0x4005 8000	reserved	
23	0x4005 C000	I <sup>2</sup> C1	
24 to 31	0x4006 0000 to 0x4007 C000	reserved	

(LPC APBO BASE +  $0 \times 000000$ ) (LPC APBO BASE +  $0 \times 04000$ ) (LPC APBO BASE +  $0 \times 080000$ ) (LPC APB0 BASE + 0x0C000) (LPC APB0 BASE + 0x10000) (LPC APB0 BASE + 0x18000) (LPC APB0 BASE + 0x1C000) (LPC APB0 BASE + 0x20000) (LPC APBO BASE + 0x24000) (LPC APBO BASE + 0x28080) (LPC APB0 BASE + 0x2C000) (LPC APBO BASE + 0x30000) (LPC APBO BASE + 0x34000) (LPC APBO BASE + 0x38000) (LPC APBO BASE + 0x3C000) (LPC APBO BASE + 0x40000) (LPC APBO BASE + 0x44000) (LPC APB0 BASE + 0x48000)

(LPC APB0 BASE + 0x5C000)

/\* APB0 peripherals
#define LPC WDT BASE

#define LPC TIMO BASE

#define LPC TIM1 BASE

#define LPC UARTO BASE

#define LPC UART1 BASE

#define LPC PWM1 BASE

#define LPC I2C0 BASE

#define LPC SPI BASE

#define LPC RTC BASE

BASE

935

936

938

939

940

941


942

## lib\_SoC\_board libraries lpc17xx.h, sys\_lpc17xx.c and core\_cm3.h

Address definition of each single peripheral block

```
934
     /* APB0 peripherals
935
     #define LPC WDT BASE
                                   (LPC APBO BASE + 0 \times 000000)
     #define LPC TIMO BASE
936
                                   (LPC APBO BASE + 0x04000)
     #define LPC TIM1 BASE
                                   (LPC APBO BASE + 0x08000)
937
     #define LPC UARTO BASE
                                   (LPC APB0 BASE + 0x0C000)
938
     #define LPC UART1 BASE
939
                                   (LPC APBO BASE + 0 \times 10000)
940 | #define LPC PWM1 BASE
                                 (LPC APB0 BASE + 0x18000)
941
     #define LPC I2C0 BASE
                               (LPC APBO BASE + 0x1C000)
942
     #define LPC SPI BASE
                                   (LPC APB0 BASE + 0x20000)
                                   (LPC APBO BASE + 0x24000)
943
     #define LPC RTC BASE
944 #define LPC GPIOINT BASE
                                   (LPC APBO BASE + 0x28080)
945
    #define LPC PINCON BASE
                                   (LPC APB0 BASE + 0x2C000)
     #define LPC SSP1 BASE
                                   (LPC APB0 BASE + 0x30000)
946
                                   (LPC APBO BASE + 0x34000)
947
     #define LPC ADC BASE
                                   (LPC APBO BASE + 0x38000)
948
     #define LPC CANAF RAM BASE
     #define LPC CANAF BASE
                                   (LPC APB0 BASE + 0x3C000)
949
950
     #define LPC CANCR BASE
                                   (LPC APBO BASE + 0x40000)
     #define LPC CAN1 BASE
                                   (LPC APB0 BASE + 0x44000)
951
     #define LPC CAN2 BASE
                                   (LPC APBO BASE + 0x48000)
952
     #define LPC I2C1 BASE
                                   (LPC APB0 BASE + 0x5C000)
953
```


### lib\_SoC\_board libraries lpc17xx.h, sys\_lpc17xx.c and core\_cm3.h



```
/*---- Pin Connect Block (PINCON)
160
161
     /** @brief Pin Connect Block (PINCON) register structure definition */
162
     typedef struct
163 ⊟ {
       IO uint32 t PINSELO;
164
165
         IO uint32 t PINSEL1;
166
        IO uint32 t PINSEL2;
         TO uint32 t PINSEL3:
167
168
         IO uint32 t PINSEL4;
169
        10 uint32 t PiNSELS;
170
         IO uint32 t PINSEL6:
         IO uint32 t PINSEL7;
171
172
        IO uint32 t PINSEL8;
        IO uint32 t PINSEL9;
173
        IO uint32 t PINSEL10;
174
175
            uint32 t RESERVED0[5];
        IO uint32 t PINMODE0;
176
        IO uint32 t PINMODE1;
178
        IO uint32 t PINMODE2;
       IO uint32 t PINMODE3;
179
         IO uint32 t PINMODE4;
180
181
        IO uint32 t PINMODE5;
         IO uint32 t PINMODE6;
182
183
         IO uint32 t PINMODE7;
184
         IO uint32 t PINMODE8;
185
         IO uint32 t PINMODE9;
186
         IO uint32 t PINMODE OD0;
187
         IO uint32 t PINMODE OD1;
188
         IO uint32 t PINMODE OD2;
189
         IO uint32 t PINMODE OD3;
190
         IO uint32 t PINMODE OD4;
191
      LPC PINCON TypeDef;
```

Table 79 Pin Co	onnect Block Register Map					160	/* Pin Connect
Name	Description Description	Access	Reset Value[1]	Address	1		<pre>/** @brief Pin Connect Bloc typedef struct {</pre>
PINSEL0	Pin function select register 0.	R/W	0	0x4002 C000		164	IO uint32 t PINSELO; ba
PINSEL1	Pin function select register 1.	R/W	0	0x4002 C004		165	IO uint32_t PINSEL1; +4
PINSEL2	Pin function select register 2.	R/W	0	0x4002 C008		166	IO uint32_t PINSEL2; +4
PINSEL3	Pin function select register 3.	R/W	0	0x4002 C00C	4	167 168	IO uint32_t PINSEL3; +4
PINSEL4	Pin function select register 4	R/W	0	0x4002 C010		169	IO uint32_t PINSEL4; IO uint32 t PINSEL5;
PINSEL7	Pin function select register 7	R/W	0	0x4002 C01C		170	IO uint32 t PINSEL6;
PINSEL8	Pin function select register 8	R/W	0	0x4002 C020	1	171	IO uint32_t PINSEL7;
PINSEL9	Pin function select register 9	R/W	0	0x4002 C024		172	IO uint32_t PINSEL8;
PINSEL10	Pin function select register 10	R/W	0	0x4002 C028		173 174	IO uint32_t PINSEL9; IO uint32 t PINSEL10;
PINMODE0	Pin mode select register 0	R/W	0	0x4002 C040		175	uint32 t RESERVED0[5
PINMODE1	Pin mode select register 1	R/W	0	0x4002 C044		176	IO uint32 t PINMODE0;
PINMODE2	Pin mode select register 2	R/W	0	0x4002 C048		177	IO uint32_t PINMODE1;
PINMODE3	Pin mode select register 3.	R/W	0	0x4002 C04C		178	IO uint32_t PINMODE2;
PINMODE4	Pin mode select register 4	R/W	0	0x4002 C050		179 180	IO uint32_t PINMODE3; IO uint32 t PINMODE4;
PINMODE5	Pin mode select register 5	R/W	0	0x4002 C054		181	IO uint32 t PINMODE5;
PINMODE6	Pin mode select register 6	R/W	0	0x4002 C058	_	182	IO uint32 t PINMODE6;
PINMODE7	Pin mode select register 7	R/W	0	0x4002 C05C	1	183	IO uint32_t PINMODE7;
PINMODE9	Pin mode select register 9	R/W	0	0x4002 C064		184	IO uint32_t PINMODE8;
PINMODE_OD0	Open drain mode control register 0	R/W	0	0x4002 C068		185 186	IO uint32_t PINMODE9; IO uint32 t PINMODE OD0
PINMODE_OD1	Open drain mode control register 1	R/W	0	0x4002 C06C		187	IO uint32 t PINMODE OD1
PINMODE_OD2	Open drain mode control register 2	R/W	0	0x4002 C070		188	IO uint32 t PINMODE OD2
PINMODE_OD3	Open drain mode control register 3	R/W	0	0x4002 C074		189	IO uint32_t PINMODE_OD3
PINMODE_OD4	Open drain mode control register 4	R/W	0	0x4002 C078		190	IO uint32_t PINMODE_OD4
I2CPADCFG	I <sup>2</sup> C Pin Configuration register	R/W	0	0x4002 C07C		191 192	IO uint32_t I2CPADCFG; } LPC PINCON TypeDef;

 This setup permits to use simple symbols to address peripheral registers that would be much difficult to manage



Mainly devoted to initialize the system-on-chip clock frequencies

```
378
     Define clocks
380 #define XTAL (12000000UL) /* Oscillator frequency
381 #define OSC_CLK ( XTAL) /* Main oscillator frequency
382 #define RTC_CLK ( 32000UL) /* RTC oscillator frequency
383 #define IRC OSC ( 4000000UL) /* Internal RC oscillator frequency */
392 - /**
     * Initialize the system
394 *
395 * @param none
396 * @return none
397
     * @brief Setup the microcontroller system.
398
      * Initialize the System and update the SystemFrequency variable.
399
    void SystemInit (void)
402 □ {
403 ⊟#if (CLOCK SETUP)
                                        /* Clock Setup
     LPC SC->SCS = SCS Val;
405 ☐ if (SCS Val & (1 << 5)) { /* If Main Oscillator is enabled
     while ((LPC SC->SCS & (1<<6)) == 0);/* Wait for Oscillator to be ready
406
```

• The SystemInit() function is called from the main program

```
Main Program
                     _____
23 - int main (void) {
24
                                      /* System Initialization (i.e., PLL)
25
     SystemInit();
26
     LED init();
                                      /* LED Initialization
     BUTTON init();
                                      /* BUTTON Initialization
27
28
29
    while (1) {
                                      /* Loop forever
                                                                      */
30
31
```


• Similarly to lpc17xx.\* files, it define some <u>constants</u> and functions at CPU core level.

```
129 - /** \brief Union type to access the Application Program Status Register (APSR).
130 - */
    typedef union
131
132 □ {
133
       struct
134
135 - #if ( CORTEX M != 0x04)
                                            /*!< bit: 0..26 Reserved
136
         uint32 t reserved0:27;
                                                                                                  * /
137 #else
         uint32 t reserved0:16;
                                             /*!< bit: 0..15 Reserved
138
         uint32 t GE:4;
                                             /*!< bit: 16..19 Greater than or Equal flags
139
                                                                                                  */
         uint32 t reserved1:7;
140
                                             /*!< bit: 20..26 Reserved
141 -#endif
142
                                             /*!< bit: 27 Saturation condition flag
         uint32 t Q:1;
                                             /*!< bit: 28 Overflow condition code flag
         uint32 t V:1;
143
144
         uint32 t C:1;
                                             /*!< bit: 29 Carry condition code flag</pre>
                                                                                                  */
                                                         30 Zero condition code flag
         uint32 t Z:1;
145
                                             /*!< bit:
         uint32 t N:1;
                                                           31 Negative condition code flag
146
                                             /*!< bit:
                                             /*!< Structure used for bit access
147
       } b;
       uint32 t w;
148
                                                                      ord access
                                         Program Status register
149
     } APSR Type;
                                             high-level usage
```


• Similarly to lpc17xx.\* files, it define some constants and <u>functions</u> at CPU core level.


```
935 -/** \brief Enable External Interrupt
936
937
         This function enables a device specific interupt in the NVIC interrupt
938
         The interrupt number cannot be a negative value.
939
940
         \param [in]
                       IROn Number of the external interrupt to enable
941
      */
     static INLINE void NVIC EnableIRQ(IRQn Type IRQn)
942
943 - {
944
       NVIC \rightarrow ISER[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F)); /
945
946
    Nested Interrupt controller
                                         Specific register to configure to
          peripheral block
                                       enable an external interrupt source
```

#### Tool chain





#### Clock distribution setup







#### Debug view





#### Current values in sample






### Clock setup configuration

```
startup LPC17xx.s lib_led.c system_LPC17xx.c
                                              startup_LPC17xx.s
                                                               sample.c
                                                                          core_cm3.c
   392 □ / * *
          * Initialize the system
   393
   394
        * @param none
   395
        * @return none
   396
   397
        * @brief Setup the microcontroller system.
   398
                   Initialize the System and update the SystemFrequency variable.
   399
   400 - */
   401 void SystemInit (void)
   402 - {
   403 | #if (CLOCK SETUP)
                                                /* Clock Setup
          LPC SC->SCS = SCS Val;
   405 if (SCS Val & (1 << 5)) {
                                                /* If Main Oscillator is enabled
            while ((LPC SC->SCS & (1<<6)) == 0); /* Wait for Oscillator to be ready
   406
   407
           3
   408
          LPC SC->CCLKCFG = CCLKCFG Val; /* Setup Clock Divider
   409
   410
   411
         LPC SC->PCLKSEL0 = PCLKSEL0 Val;
                                                /* Peripheral Clock Selection
   412
          LPC SC->PCLKSEL1 = PCLKSEL1 Val;
   413
Text Editor \( \int \) Configuration Wizard
```

### Clock setup configuration wizard (II)



#### Configuration Wizard Annotations

- Configuration Wizard Annotations consist of annotation items and annotation modifiers. They create GUI-like elements in IDEs for configuration files.
- Using a GUI-like approach makes it easier for the user to check and adapt configuration files to the application needs.

#### ARM environment


- The Configuration Wizard section must begin within the first 100 lines of code and must start with the following comment line:
  - // <<< Use Configuration Wizard in Context Menu >>>
- The Configuration Wizard section can end with the following optional comment:
  - // <<< end of configuration section >>>
- Annotations are written as comments in the code. Each annotation line must start with a double backslash (//).
- By default, it is the <u>next code symbol that follows the annotation to be modified</u>.
  - It is possible to add a "skip-value" to omits a number of code symbols. This overwrites the previous rule.
- A descriptive text can be added to items.

### Lists of the main Configuration Wizard Annotations

- <h>: Heading. Creates a header section. All items and options enclosed by <h> and </h> belong to one group and can be expanded. This entry makes no changes to code symbols. It is just used to group other items and modifiers.
- <e>\*: Heading with Enable. Creates a header section with a checkbox to enabled or disabled all items and options enclosed by <e> and </e>.
- <e.i>\* : Heading with Enable: modifies a specific bit (i) (example: <e.4> changes bit 4 of a value).
- <i>: Tooltip help


### Lists of the main Configuration Wizard Annotations

- <o>\* : Option with selection or number entry.
  - // <o>Round-Robin Timeout [ticks] <1-1000>
  - The example creates an option with the text *Round-Robin Timeout [ticks]* and a field to enter values that can range between [1..1000].
- $\langle o.x..y \rangle^*$ : Option Modify a range of bits. (example:  $\langle o.4...5 \rangle$  bit 4 to 5).
  - // <o.0..15>Language ID <0x0000-0xFCFF>
- <oi> : Skip i items. Can be applied to all annotation items marked with a \*



### Reading the board schematic

- It is important because
  - the SoC description is not including the description of the board composition
  - It is not know how the board components are connected to the CPU





Forced 1 => on Forced 0 => off **LEDS** LD11 LD10 Look at the schematic **LED** LD9 🔼 RN3 U11 470R P2.0 18 1 DB00 1A1 1Y1 P2.1 16 LD8 ZZ DB01 1Y2 1A2 P2.2 14 3 6 1Y3 DB0 1A3 P2.3 4 DB03 1A4 1Y4 LD7. DB04 2A1 2Y1 DB05 2A2 2Y2 P2.6 15 3 2Y3 DB06 2A3 4 DB07 2A4 2Y4 LD6 🖊 3V3 RN2 20 1G VCC 19 470R 10 2G GND C34 R31 74LV244PW 104 LD5 🔼 3V3 10K

• LD4  $\rightarrow$  p2.7 LD5  $\rightarrow$  p2.6 ... LD11  $\rightarrow$  p2.0

LD4 🔼

PIN selection





# Pin connect block (pag. 119)

Table 84. Pin function select register 4 (PINSEL4 - address 0x4002 C010) bit description

PINSEL4	Pin name	Function when	Function when 01	Function when 10	Function when 11	Reset value
1:0	P2.0	©PIO Port 2.0	PWM1.1	TXD1	Reserved	00
3:2	P2.1 /	GPIO Port 2.1	PWM1.2	RXD1	Reserved	00
5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	Reserved [2]	00
7:6	P2.3	GPIO Port 2.3	PWM1.4	DCD1	Reserved 2	00
9:8	P2.4	GPIO Port 2.4	PWM1.5	DSR1	Reserved [2]	00
11:10	P2.5	GPIO Port 2.5	<b>P</b> WM1.6	DTR1	Reserved 2	00
13:12	P2.6	GPIO Port 2.6	PCAP1.0	RI1	Reserved 2	00
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	Reserved	00
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	ENET_MDC	00
19:18	P2.9	GPIO Port 2.9	USB_CONNECT	RXD2	ENET_MDIO	00
21:20	P2.10	GPIO Port 2.10	EINT0	NMI	Reserved	00
23:22	P2.11[1]	GPIO Port 2.11	EINT1	Reserved	I2STX_CLK	00
25:24	P2.12[1]	GPIO Port 2.12	EINT2	Reserved	I2STX_WS	00
27:26	P2.13[1]	GPIO Port 2.13	EINT3	Reserved	I2STX_SDA	00
31:28	-	Reserved	Reserved	Reserved	Reserved	0

# General purpose I/O (GPIO)

Generic Description

Table 102. GPIO register map (local bus accessible registers - enhanced GPIO features)

Access Reset PORTn Register

	Name	Description	Access	value[1]	Name & Address
Direction	FIODIR	Fast GPIO Port Direction control register. This register individually controls the direction of each port pin.	R/W	0	FIO0DIR - 0x2009 C000 FIO1DIR - 0x2009 C020 FIO2DIR - 0x2009 C040 FIO3DIR - 0x2009 C060 FIO4DIR - 0x2009 C080
In/out	FIOMASK	Fast Mask register for port. Writes, sets, clears, and reads to port (done via writes to FIOPIN, FIOSET, and FIOCLR, and reads of FIOPIN) alter or return only the bits enabled by zeros in this register.	R/W	0	FIO0MASK - 0x2009 C010 FIO1MASK - 0x2009 C030 FIO2MASK - 0x2009 C050 FIO3MASK - 0x2009 C070 FIO4MASK - 0x2009 C090
If input Read pin value	FIOPIN	Fast Port Pin value register using FIOMASK. The current state of digital port pins can be read from this register, regardless of pin direction or alternate function selection (as long as pins are not configured as an input to ADC). The value read is masked by ANDing with inverted FIOMASK. Writing to this register places corresponding values in all bits enabled by zeros in FIOMASK.  Important: if an FIOPIN register is read, its bit(s) masked with 1 in the FIOMASK register will be read as 0 regardless of the physical pin state.	R/W	0	FIO0PIN - 0x2009 C014 FIO1PIN - 0x2009 C034 FIO2PIN - 0x2009 C054 FIO3PIN - 0x2009 C074 FIO4PIN - 0x2009 C094
If output	FIOSET	Fast Port Output Set register using FIOMASK. This register controls the state of output pins. Writing 1s produces highs at the corresponding port pins. Writing 0s has no effect. Reading this register returns the current contents of the port output register. Only bits enabled by 0 in FIOMASK can be altered.	R/W	0	FIO0SET - 0x2009 C018 FIO1SET - 0x2009 C038 FIO2SET - 0x2009 C058 FIO3SET - 0x2009 C078 FIO4SET - 0x2009 C098
If output set/clr	FIOCLR	Fast Port Output Clear register using FIOMASK. This register controls the state of output pins. Writing 1s produces lows at the corresponding port pins. Writing 0s has no effect. Only bits enabled by 0 in FIOMASK can be altered.	WO	0	FIO0CLR - 0x2009 C01C FIO1CLR - 0x2009 C03C FIO2CLR - 0x2009 C05C FIO3CLR - 0x2009 C07C FIO4CLR - 0x2009 C09C
	[4] Beech	alva raffacts the data stared in wood hits only. It does not include recent	al bita ac-t		

<sup>[1]</sup> Reset value reflects the data stored in used bits only. It does not include reserved bits content.

# *lib\_led.c* – setup PinSel and direction

#### PIN mode GPIO (00b value per P2.0 to P2.7)


```
void LED init(void)
21
22
      LPC PINCON->PINSEL4 &= 0xFFFF0000;
      LPC GPIO2->FIODIR
23
                           l= 0x000000FF;
24
      /* LPC GPIO2->FIOSET
                               = 0x000000FF;
25
      LPC GPIO2->FIOCLR
                           = 0x0000000FF; /
26
27
      led value = 0;
28
```

# Lib\_led – setup PinSel and direction

#### P2.0...P2.7 Output (LEDs on PORT2 defined as Output)


```
20  

─ void LED init(void) {
21
22
      LPC PINCON->PINSEL4
                               0xFFFF0000:
23
      LPC GPIO2->FIODIR
                            l= 0x000000FF;
                                = 0x000000FF:
24
      /* LPC GPIO2->FIOSET
25
      LPC GPIO2->FIOCLR
                             = 0x0000000FF;
26
27
      led value = 0;
28
```



### **Buttons**

• Look at the schematic



- INTO → p2.10
- KEY1 → p2.11
- KEY2 → p2.12

9/USB CONNECT/RXD2	64	P2.9	USB CONNECT
_	53	P2.10	USB_CONNECT
P2.10/EINT0/NMI	52	P2.11	ISP
P2.11/EINT1/I2STX_CLK	51	P2.12	KEY1
P2.12/EINT2/I2STX_WS	50	P2.13	KEY2 >
P2.13/EINT3/I2STX_SDA	50	F2.13	⟨ TP_INT ⟩
SoC			

released = 1

pressed = 0

# Pin connect block (pag. 119)

Table 84. Pin function select register 4 (PINSEL4 - address 0x4002 C010) bit description

PINSEL4	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P2.0	GPIO Port 2.0	PWM1.1	TXD1	Reserved	00
3:2	P2.1	GPIO Port 2.1	PWM1.2	RXD1	Reserved	00
5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	Reserved 2	00
7:6	P2.3	GPIO Port 2.3	PWM1.4	DCD1	Reserved 2	00
9:8	P2.4	GPIO Port 2.4	PWM1.5	DSR1	Reserved 2	00
11:10	P2.5	GPIO Port 2.5	PWM1.6	DTR1	Reserved [2]	00
13:12	P2.6	GPIO Port 2.6	PCAP1.0	RI1	Reserved 2	00
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	Reserved	00
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	ENET_MDC	00
19:18	P2.9	GPIO Port 2.9	USB_CONNECT	RXD2	ENET_MDIO	00
21:20	P2.10	GPIO Port 2.10	EINT0	NMI	Reserved	00
23:22	P2.11[1]	GPIO Port 2.11	EINT1	Reserved	I2STX_CLK	00
25:24	P2.12[1]	GPIO Port 2.12	EINT2	Reserved	I2STX_WS	00
27:26	P2.13[1]	GPIO Port 2.13	EINT3	Reserved	I2STX_SDA	00
31:28	-	Reserved	Reserved	Reserved	Reserved	0

- ⊕ Chapter 1: LPC176x/5x Introductory information
- ⊕ Chapter 2: LPC176x/5x Memory map
- □ D Chapter 3: LPC176x/5x System control
  - 3.1 Introduction
  - 3.2 Pin description
  - Da 3.3 Register description
  - 3.4 Reset
    - D 3.5 Brown-out detection
  - 3.6 External interrupt inputs
- E- Chapter 4: LPC176x/5x Clocking and power control
- ⊕ Chapter 5: LPC176x/5x Flash accelerator
- ⊞ Chapter 6: LPC176x/5x Nested Vectored Interrupt Co
- E- Chapter 7: LPC176x/5x Pin configuration

# External Interrupt mode

Bit	Symbol	Value	Description	Reset value
0	EXTMODE0	0	Level-sensitivity is selected for $\overline{\text{EINT0}}$ .	0
		1	EINT0 is edge sensitive.	_

Bit	Symbol	Value	Description	Reset value
0	EXTPOLAR0	0	EINT0 is low-active or falling-edge sensitive (depending on EXTMODE0).	0
		1	EINT0 is high-active or rising-edge sensitive (depending on EXTMODE0).	

Table 9.	External Interrupt registers			
Name	Description	Access	Reset value[1]	Address
EXTINT	The External Interrupt Flag Register contains interrupt flags for EINT0, EINT1, EINT2 and EINT3. See Table 10.	R/W	0x00	0x400F C140
EXTMODE	The External Interrupt Mode Register controls whether each pin is edge- or level-sensitive. See Table 11.	R/W	0x00	0x400F C148
EXTPOLA	R The External Interrupt Polarity Register controls which level or edge on each pin will cause an interrupt. See <a href="Table 12">Table 12</a> .	R/W	0x00	0x400F C14C

# lib\_button.c - setup PinSel, direction and ExtINT config

```
EXTINT functionality and direction input
   void BUTTON init(void) {
 9
      LPC PINCON->PINSEL4
                             |= (1 << 20);
11
      LPC GPIO2->FIODIR &= \sim (1 << 10);
12
13
      LPC PINCON->PINSEL4
                             |= (1 << 22);
      LPC GPIO2->FIODIR
14
                          &= ~(1 << 11);
15
16
      LPC PINCON->PINSEL4
                             |= (1 << 24);
17
      LPC GPIO2->FIODIR &= \sim (1 << 12);
18
19
      LPC SC->EXTMODE = 0x7;
20
21
      NVIC EnableIRQ(EINT2 IRQn);
22
      NVIC EnableIRQ(EINT1 IRQn);
      NVIC EnableIRQ(EINTO IRQn);
23
24
```

# lib\_button.c - setup PinSel, direction and ExtINT config

```
* @brief Function that initializes Button
  \squarevoid BUTTON init(void) {
10
      LPC PINCON->PINSEL4 \mid= (1 << 20);
11
      LPC GPIO2->FIODIR &= ~(1 << 10);
12
13
      LPC PIY
                   EXTINT pins mode: edge sensitive
      LPC GP1
14
15
      LPC PINCON->PIM
16
                                 (1 << 24):
17
      LPC GPIO2->FIODI
                              &= ~(1 << 12);
18
19
      LPC SC->EXTMODE = 0x7:
20
21
      NVIC EnableIRQ(EINT2 IRQn);
22
      NVIC EnableIRQ(EINT1 IRQn);
      NVIC EnableIRQ(EINTO_IRQn);
23
24
```


# lib\_button.c - setup PinSel, direction and ExtINT config


```
@brief Function that initializes Button
   \equivvoid BUTTON init(void) {
      LPC PINCON->PINSEL4 |= (1 << 20);
10
11
      LPC GPIO2->FIODIR &= \sim (1 << 10);
12
13
      LPC PINCON->PINSEL4
                             I = (1 << 22):
      T-PC GPIO2->FIODIR
14
                             &= ~(1 << 11);
15
            Nested Vectored Interrupt Controller (NVIC)
16
      LPC
               selective enable of external interrupts
      LPC
17
18
      LPC SC->EXTMO
                         0x7:
19
20
      NVIC EnableIRQ(EINT2 IRQn);
21
22
      NVIC EnableIRQ(EINT1 IRQn);
23
      NVIC EnableIRQ(EINTO IRQn)
24
```

### Interruption handler and IVT


```
void EINTO IRQHandler (void)
       LED On (0);
       LPC SC->EXTINT |= (1 << 0);
                                          /* clear pending interrupt
10
52
                   AREA
                           RESET, DATA, READONLY
53
                   EXPORT
                          Vectors
54
                                                   ; Top of Stack
55
     Vectors
                           initial sp
56
                   DCD
                           Reset Handler
                                                    : Reset Handler
                          NMI Handler
                                                    : NMI Handler
57
                   DCD
                           HardFault Handler
                                                    : Hard Fault Handler
58
                   DCD
                          MemManage Handler
                                                    : MPU Fault Handler
59
                   DCD
                          BusFault Handler
60
                   DCD
                                                    : Bus Fault Handler
                           UsageFault Handler
                                                    ; Usage Fault Handler
61
                   DCD
62
                            DCD
                                     EINTO IRQHandler
                                                                   ; 34: External Interrupt 0
     91
63
     92
                                     EINT1 IRQHandler
                            DCD
                                                                   ; 35: External Interrupt 1
64
65
     93
                                     EINT2 IRQHandler
                                                                   ; 36: External Interrupt 2
                            DCD
66
     94
                            DCD
                                     EINT3 IRQHandler
                                                                   ; 37: External Interrupt 3
67
68
                   DCD
                                                    : Reserved
                           PendSV Handler
69
                   DCD
                                                    : PendSV Handler
                           SysTick Handler
70
                   DCD
                                                    ; SysTick Handler
71
72
                   ; External Interrupts
                          WDT IRQHandler
73
                   DCD
                                                   ; 16: Watchdog Timer
                          TIMERO IRQHandler
74
                   DCD
                                                    : 17: Timer0
                           TIMER1 IRQHandler
75
                   DCD
                                                    ; 18: Timer1
```

# Overall view (MAIN PROGRAM)






### **GPIO** mask



```
#include "button.h"
    #include "lpc17xx.h"
    #include "../led/led.h"
                                                                              General Purpose Input/Output 2 (GPIO 2) - Fast Interface
    void EINTO IRQHandler (void)
                                                                  GPI02
                                                                   FIO2DIR: 0x000000FF
      LED On (0);
                                         /* clear pending inte
                                                                  FIO2MASK: 0x00000000
 9
      LPC SC->EXTINT |= (1 << 0);
10
                                                                   FIO2SET: 0x00000000
11
                                                                   FIO2CLR: 0x00000000
    void EINT1 IRQHandler (void)
                                                                   FIO2PIN: 0x00002300
14 - {
                                                                      Pins: 0x00003F00
15
      LED On (1);
                                                                                                                    16
      LPC SC->EXTINT |= (1 << 1);
                                         /* clear pending inte
17
18
19
    void EINT2 IRQHandler (void)
21
      LED Off(0);
      LED Off(1);
22
      LPC SC->EXTINT |= (1 << 2);
                                        /* clear pending interrupt
                                                                              */
23
24
25
26
```

```
void EINTO IRQHandler (void)
       LED On (0);
                                                                            General Purpose Input/Output 2 (GPIO 2) - Fast Interface
       LPC SC->EXTINT &= (1 << 0);
                                         /* clear pending
                                                               -GPIO2-
10
11
                                                                 FIO2DIR: 0x000000FF
12
                                                               FIO2MASK: 0x00000000
13
    void EINT1 IRQHandler (void)
                                                                FIO2SET: 0x00000000
14 □ {
15
       LED On (1);
                                                                FIO2CLR: 0x00000000
16
       LPC SC->EXTINT &= (1 << 1);
                                         /* clear pending
                                                                 FIO2PIN: 0x00002300
17
18
                                                                    Pins: 0x00003F00
                                                                                                                   void EINT2 IRQHandler (void)
20 □ {
21
       LED Off(0);
22
       LED Off(1);
23
      LPC SC->EXTINT &= (1 << 2);
                                         /* clear pending interrupt
24
```



• Try the hardware debug with KEIL