DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF BRITISH COLUMBIA

CPEN 311 – Digital Systems Design 2015/2016 Term 1

Using SignalTap II for Lab 4

This document describes how to use SignalTap II, Altera's embedded logic analyzer. At a high level, SignalTap II is a component of Quartus II. When run, it will add some debug logic to your design; this logic will record a trace of important signals in on-chip memory as your design is running. Later, after the design has stopped running, the tool will let you access this information and display it (using waveforms) so you can see how your design operated. This is useful to help you understand code, as well as to help you find design errors.


Before proceeding, it is important to understand why this is different than simulation. Using Modelsim you can simulate your design. You can add signals to a waveform window, and observe their behaviour during a *simulated* run of the design. SignalTap II is different: it allows you to observe the behaviour of selected signals during an *actual* run of the design on the FPGA. This has many advantages: in Lab 4, suppose you want to observe what happens when the ball hits a paddle. Running the design in simulation long enough for this to happen is infeasible. As a quick calculation, suppose in the real implementation, it takes 20 seconds before the ball hits the paddle, and you are running at 50MHz, this would translate to one billion cycles... one billion cycles is far beyond the capabilities of any simulator (even if you had enough memory to store all the data, it would take days).

The downside of using SignalTap II is that there is limited on-chip memory to store traces. You might (if you are lucky) be able to record hundreds of cycles. As a result, it is important to use a *trigger* to indicate when the instrumented hardware should start recording data. The trigger condition is similar to a trigger you might have used in a physical logic analyzer in the lab.

This document will take you through using SignalTap II using the Lab 4 design that has been given to you. It is strongly suggested that you work through this, since it may be an important tool when debugging future designs.


Step 1: Create a project for the design that has been given to you. Make sure to include the Verliog (.v) files. Compile the project and read in your signal assignments.

<u>Step 2:</u> Before using SignalTap II on the Web edition of the software, you have to turn on the TalkBack feature (this sends information about how you are using the tool to Altera, but nothing else... if you don't like this, you can turn it off as soon as you are done using SignalTapII). To turn on the TalkBack feature, choose **Tools->Options-> Internet Connectivity**, and click on **TalkBack Options**. Make sure "Enable Sending Talkback Data to Altera" is checked, and press OK (you may need to give permission to the software to do this). This is shown in the following diagram.




Step 3: Make sure your project has been compiled (with pin assignments).

Step 4: Choose **Tools->SignalTapII**. This will open the SignalTapII window. You should see something like this:




Step 5: Now you need to tell the tool about the hardware that you are using. In the JTAG Chain Configuration panel (top right), click on Setup and then choose the USB Blaster, as shown below. You should see the message JTAG Ready in the top right of the SignalTap II window.




Step 6: The next step is to indicate which signals in the design you would like to analyze. Later, when you run the design, these are the signals whose behaviour will be recorded in the on-chip memory. There is a tradeoff here: the more signals you select for recording, the shorter the duration of each trace will be (since there is a fixed amount of on-chip memory).

To add signals, double click on the panel that says "Double-Click to add nodes". This will open the Node Finder window, as shown below.



If the Filter option is not showing, click on the arrow beside List. From the Filter option, choose **SignalTap II: pre-synthesis** (circled above). You want to choose "pre-synthesis" (as opposed to "post-synthesis") because you would rather see the signal names as they appear in your design, rather than the signal names as they appear after the synthesis process has happened (the latter names may be mangled and harder to recognize). Once you have chosen "pre-synthesis", press **List** and you should see something like:




The Nodes Found panel lists all the nodes (signals) that it found in your design. Scroll through this, and see how many signals you can recognize from the design. You can now select any number of signals and use the > button which will add them to the panel on the right (the signals listed on the right are the ones that will be recorded in on-chip memory when the circuit is run). For the purposes of this demo, add the following signals:

```
\controller_state:state.DRAW_LEFT_ENTER
\controller_state:state.DRAW_LEFT_LOOP
\controller_state:state.DRAW_PADDLE_ENTER
\controller_state:state.DRAW_PADDLE_LOOP
\controller_state:state.DRAW_PUCK
\controller_state:state.DRAW_RIGHT_ENTER
\controller_state:state.DRAW_TOP_LOOP
\controller_state:state.DRAW_TOP_LOOP
\controller_state:state.DRAW_TOP_LOOP
\controller_state:state.ERASE_PADDLE_LOOP
\controller_state:state.ERASE_PADDLE_LOOP
\controller_state:state.IDLE
\controller_state:state.INIT
\controller_state:state.START
```


These are the state bits (one bit per state, because, as we discussed in class, Quartus II uses one-hot encoding for state machines). Add them to the Selected Nodes window. Also add:

```
\controller_state:puck.x[0]
\controller_state:puck.x[1]
\controller_state:puck.x[2]
\controller state:puck.x[3]
\controller_state:puck.x[4]
\controller_state:puck.x[5]
\controller_state:puck.x[6]
\controller_state:puck.x[7]
\controller_state:puck.y[0]
\controller state:puck.y[1]
\controller_state:puck.y[2]
\controller_state:puck.y[3]
\controller_state:puck.y[4]
\controller_state:puck.y[5]
\controller_state:puck.y[6]
\controller_state:puck.y[7]
```


These signals store the location of the ball on the screen. Once you have done this, you should see something like this. Hit **OK**.




<u>Step 7:</u> The next step is to specify the clock that we should sample on. In this design, we really only have one clock to sample on: CLOCK_50. To specify it, choose the "..." after the Clock line in the Signal Configuration panel. This will open up a node finder as before. Hit LIST, and scroll down and find CLOCK_50, and add it to the selected nodes (giving something like this):



Hit **OK**, and your window should look like this, with the clock specified.




Step 8: Now you have to specify when you want the hardware to start recording these signals (the trigger condition). Any of the signals you have selected and be used as part of a Trigger Condition. Suppose we decide that we want to set the trigger so that the hardware starts recording signal behaviour whenever we enter state ERASE_PADDLE_ENTER (have a look at the code to see what this means). To do this, find state.ERASE_PADDLE_ENTER in the list of selected signals in the SignalTap II window. Beside the signal name, you will find a column Trigger Conditions. Right now, they are all showing a "don't care pattern" which indicates that the signal does not participate in the trigger. Since we want signal state.ERASE_PADDLE_ENTER to participate in the trigger condition, right-click on the don't care pattern beside state.ERASE_PADDLE_ENTER, as shown in the following diagram:



From the pull down menu, choose "High", since we want the hardware to trigger whenever this signal goes high (which means we have entered the state).


\controller state:state.DRAW TOP ENTER	V V	■
\controller state:state.DRAW TOP LOOP	V V	■
\controller state:state.ERASE PADDLE ENTER	▽	T
\controller state:state.ERASE PADDLE LOOP	V V	■ Don't Care
\controller state:state.ERASE PUCK	V V	
\controller state:state.IDLE	V V	. Low
\controller state:state.INIT	V V	
\controller state:state.START	V V	
\controller state:puck.x[0]	V V	✓ Rising Edge
\controller state:puck.x[1]	V V	⊤ High
\controller state:puck.x[2]	V V	
\controller state:puck.x[3]	V V	Either Edge
\controller state:puck.x[4]	V V	
\controller state:puck.x[5]	V V	Insert Value
\controller state:puck.x[6]	V V	ė –
\aanteeller etate;nuelcy[7]		TOTAL CONTRACTOR OF THE PARTY O

<u>Step 9:</u> Save the SignalTap II specification by choosing Save in the SignalTap II top menu. You will get a question asking if you want to add it to the current project; say Yes (if you don't get this, you can add it manually).




Step 9: SignalTap II will insert circuitry into your design, so you need to recompile your design. Go back to Quartus II and recompile and then download the design to the FPGA (don't forget your pin assignments!). If you are really observant, you might notice that the number of logic elements and memory elements used has gone up; this is due to the extra logic and memory in the circuitry that SignalTap II added.

Step 10: Now go back to the SignalTap II window, and choose **Processing->Run Analysis**. You will see (for a short time) the message "Acquisition in Progress" and then, once the trigger condition occurs (in this case, once the state machine reaches the ERASE_PADDLE_ENTER state) you will see waveforms appear that look something like this:



To make this more readable, you can highlight **puck_x[0]** to **puck_x[7]** and **right-click->Group**. You can do the same for **puck_y[0]** to **puck_y[7]**. (You can also do the same for the state bits, but *don't* do that for now). Your waveform will look as follows (you may need to zoom out to see the waveforms):



Looking closely at the waveforms, the vertical line is the trigger point. We can see that it triggered as soon as ERASE_PADDLE_ENTER went high. Further, we can see that this went high for one clock cycle. After ERASE_PADDLE_ENTER went low, ERASE_PADDLE_LOOP went high, and we stayed in this state for several cycles (look at the code to see why we did this... it is because it takes multiple cycles to finish drawing the paddle). We can then see that we went into DRAW_PADDLE_ENTER for one cycle and DRAW_PADDLE_LOOP for multiple cycles. Then we went into ERASE_PUCK and then DRAW_PUCK, each for one cycle. Notice that, during ERASE_PUCK, the x and y position of the puck was updated (as would be expected). Finally, notice that after DRAW_PUCK, the state machine went into IDLE and stayed there for the remainder of the acquisition period. Look at the code to see that this is the correct behaviour.

Step 10: Another example (debugging): Now consider another example. In this example, you will purposely add a bug into your design and observe the behaviour. To add the bug, look in lab4.vhd and find the line:

if puck.x >= paddle_x and puck.x <= paddle_x + PADDLE_WIDTH then


and change it to (remove the "+ PADDLE WIDTH"):

if $puck.x \ge paddle x$ and $puck.x \le paddle x$ then

With this change, the ball will only bounce off the paddle if it hits the left-most pixel, otherwise it will go right through the paddle. Compile and download and run the design to see that this is indeed the case.

Now suppose you want to find this bug. You realize something wrong is happening when the ball reaches the bottom line on the screen (line 117 = 0x75).

Go back to your SignalTap II window (and make sure you are displaying the Data tab (near the bottom). Add puck_velocity.x[0] .. puck_velocity_x[7], and puck_velocity.y[0] .. puck_velocity_y[7] to the list of signals you are observing (Edit->Add Nodes). For each of the busses you have added, highlight all 8 wires in the bus and right-click->Group. This will lead to something like this:



Next, we want to set a triggering condition. First, turn off the old trigger (if it is still there). Do this by right-clicking next to PADDLE_ENTER and choose DON'T CARE (undoing the trigger condition you set in Step 8). Then, right-click the **XXh** next to **puck.y[0..7]** and change it to **75**. Now, the circuit will start recording when the puck y location reaches 0x75 (which is 117 in decimal). The list of signals will look as follows:

trigger: 2015/10/08 08:04:03 #0			Lock mode: Allow all changes →		
	Node	ta Ena		Trigger Conditions	
yp¢lia	n Name	47	47	' ▼ Basic AND	
S	\controller state:state.DRAW LEFT ENTER	V	V	■	
S	\controller state:state.DRAW LEFT LOOP	V	V		
S	\controller state:state.DRAW PADDLE ENTER	4	V		
S	\controller state:state.DRAW PADDLE LOOP	V	V	■	
S	\controller state:state.DRAW PUCK	V	V	■	
S	\controller state:state.DRAW RIGHT ENTER	4	V	■	
S	\controller state:state.DRAW RIGHT LOOP	V	V	B	
S	\controller state:state.DRAW TOP ENTER	4	V	■	
S	\controller state:state.DRAW TOP LOOP	V	V	■	
S	\controller state:state.ERASE PADDLE ENTER	V	V	■	
S	\controller state:state.ERASE PADDLE LOOP	V	V	■	
S	\controller state:state.ERASE PUCK	V	V		
S	\controller state:state.IDLE	V	V	■	
S	\controller state:state.INIT	V	V		
S	\controller state:state.START	V	V	<u>≅</u>	
b)		V	V	XXh 75h XXh XXh	
by .		V	V	75h	
9		V	V	XXh	
6		4	1	XXh	


Then choose Save in the SignalTap II window, go back to Quartus II, recompile your project, and redownload it to the DE2 board (note that every time you add more signals to be observed, you need to recompile your project. As the ball approaches the paddle, position the paddle so that the ball hits the right-side of the paddle. Normally, we would expect the ball to bounce off the paddle, but because of the bug we added above, we notice the system resets. This is the incorrect behaviour we want to correct.

In order to find the bug, understanding what is happening inside the circuit is often useful. Reset the circuit running on the DE2 (you can use the reset key KEY3), go back to the SignalTap II window (you might have to quickly switch displays if you have only one), and choose **Processing->Run_Analysis**. Go back to your game, and once again, position the paddle so that the ball hits the right side of the paddle. Once the ball hits the bottom row, you will see that a waveform appears in the SignalTap II window that should look like this:

log: 2015/10/08 08:11:24 #0		-16 click to insert time bar 16 24
	\controller state:state.DRAW LEFT ENTER	click to insert time bar
	\controller state:state.DRAW LEFT LOOP	
_	\controller state:state.DRAW PADDLE ENTER	
-	\controller state:state.DRAW PADDLE LOOP	
	\controller state:state.DRAW PUCK	
_	\controller state:state.DRAW RIGHT ENTER	
	\controller state:state.DRAW RIGHT LOOP	
<u> </u>	\controller state:state.DRAW TOP ENTER	
>	\controller state.state.DRAW TOP ENTER	
>		
>	\controller state:state.ERASE PADDLE ENTER	
>	\controller state:state.ERASE PADDLE LOOP	
>	\controller state:state.ERASE PUCK	
>	\controller state:state.IDLE	
>	\controller state:state.INIT	
>	\controller state:state.START	
3	■ \controller state:puck.x[07]	3Eh XX
€	■-\controller state:puck.y[07]	74h 💢
€	■ \controller state:puck velocity.x[07]	FFh X
€	■-\controller state:puck velocity.y[07]	01h X

Looking at this, you can see what is happening. When the y position is 74h, the system goes into the INIT state (which clears the screen and starts the game again). If the design was operating correctly, we would not have expected the system to reset at this point. If you were actually debugging this circuit, this might give you a clue that there is a problem with the IF statement that sets the next state logic.

Go back to the VHDL code and fix the bug you inserted above, and re-run the analysis. Run the game, choose **Processing->Run Analysis**, and play the game, once again hitting the ball with the paddle. Once you hit the ball, you should see a wavefrom something like:



In the above, you can see that when the Y location of the ball is 74h, after the bounce, the Y velocity changes from 01 to FF (which is -1), which is what we would expect.

There is a lot more to SignalTap II. You can do a web search and find much more information if you would like to learn more.

<u>Final comment:</u> SignalTap II will not find bugs for you. All it does is provide visibility into the chip as it is running, allow you to observe the behaviour of signals. Often this is enough to help the designer deduce the root cause of any observed incorrect behaviour. In this case, if we didn't realize the problem was in the IF statement, the above observations might have led us to suspect the IF statement, eventually uncovering the problem.