Thumb Instruction Set Quick Reference Card

Oneration		Accompler	-	ï	7000	Action	Notes
			regs	regs	codes		
Move	Immediate	MOV Rd, #8_Bit_Value	`	×	^	Rd:= #8_Bit_Value	8-bit immediate value
	Hi to Lo	MOV Rd, Hs	`	>		Rd:= Hs	
	Lo to Hi	MOV Hd, Rs	`	>		Hd:= Rs	
	Hi to Hi	MOV Hd, Hs	×	>		Hd:= Hs	
1110	Arithmetic						
2	DUD 4	פיין אין אין אין אין אין אין אין אין אין	`	>	`	Rd:= Rs + #3 Bit Value	3-bit immediate value
	o pue o	70 . 120 .	`	< ×	`	Rd:= Rn + Rs	
	0 - ct : I	Ed Ha	``	(\	•	Rd: Rd + Hs	
	Lo to Hi		. >	` `		Hd:= Hd + Rs	
	: : : : : : : : : : : : : : : : : : :		×	. >		Hd:= Hd + Hs	
	Immediate		· >	. ×	>	Rd:= Rd + #8_Bit_Value	8-bit immediate value
	Value to SP	ADD SP, #Imm				SP:= SP + #Imm SP:= SP + #-Imm	7-bit immediate value
	with carry	Rd,	>	×	>	Rd:= Rd +Rs + C-bit	
	Subtract	Rd,	>	×	>	Rd:= Rs - Rn	
		SUB Rd, Rs, #3_Bit_Value	>	×	`	Rd:= Rs - #3_Bit_Value	3-bit immediate value
	Immediate	SUB Rd, #8_Bit_Value	`	×	`	Rd:= Rd - #8_Bit_Value	8-bit immediate value
	with carry	SBC Rd, Rs	>	×	`	Rd:= Rd - Rs - NOT C-bit	
	Negate	NEG Rd, Rs	>	×	`	Rd:= -Rs	
	Multiply	MUL Rd, Rs	>	×	`	Rd:= Rd * Rs	
	Compare						
	Lo and Lo	CMP Rd, Rs	>	×	`	CPSR flags:= Rd - Rs	Set cond codes on Rd - Rs
	Lo and Hi	CMP Rd, Hs	>	`	`	CPSR flags:= Rd - Hs	
	Hi and Lo	CMP Hd, Rs	>	`	`	CPSR flags:= Hd - Rs	
	Hi and Hi	CMP Hd, Hs	×	`	`	CPSR flags:= Hd - Hs	
	Negative	CMN Rd, Rs	>	×	`	CPSR flags:= Rd + Rs	Set cond codes on Rd + Rs
	Immediate	CMP Rd, #8_Bit_Value	`	×	`	CPSR flags:= Rd - #8_Bit_Value	8-bit immediate value
	Logical						
	ONA	AMP BA	`	>	`	PA:- PA AND Pe	
			> `	< >	, `	PAIL BA EOB Be	
	No.		> `	< >	> `	Rd: Rd OR Re	
	Bit clear		. >	< ×	`	Rd:= Rd AND NOT Rs	
	Move NOT	. Rd	. `>	×	. `>	Rd:= NOT Rs	
	Test bits	TST Rd, Rs	>	×	`	CPSR flags:= Rd AND Rs	Set cond codes on Rd AND Rs
	Shift/Rotate						
	Logical shift left	LSL Rd, Rs, #5_Bit_Offset	>	×	>	Rd:= Rs << #5_Bit_Offset	5-bit immediate value
			>	×	`	Rd:= Rd << Rs	
	Logical shift right	LSR Rd, Rs, #5_Bit_Offset	>	×	`	Rd:= Rs >> #5_Bit_Offset	5-bit immediate value
		LSR Rd, Rs	`	×	`	Rd:= Rd >> Rs	
	Arithmetic shift right		>	×	`	Rd:= Rs ASR #5_Bit_Offset	5-bit immediate value
		Rď,	>	×	`	Rd:= Rd ASR Rs	
	Rotate right	ROR Rd, Rs	>	×	`	Rd:= Rd ROR Rs	



Thumb Instruction Set ARM Quick Reference Card

Operation	u	Assembler	regs	regs	Cond	Action	Notes
Branch	Conditional		-				9-bit two's complement address,
	if Z set	BEQ label					Figure 4 (aber/7 1)
	if Z clear	BNE label					Not equal
	if C set	BCS label					Unsigned higher or same
	if C clear	BCC label					Unsigned lower
	if N set	BMI label					Negative
	if N clear	BPL label					Positive or zero
	if V set	BVS label					Overflow
	if V clear	BVC label					No overflow
	if C set and Z clear	BHI label					Unsigned higher
	if C clear and Z set	BLS label					Unsigned lower or same
	if N set and V set, or if N clear and V clear	BGE label					Greater or equal
	if N set and V clear, or if N clear and V set	BLT label					Less than
	if Z clear, and N or V set, or if Z clear, and N or V clear	BGT label					Greater than
	if Z set, or N set and V clear, or N clear and V set	BLE label					
	unconditional	B label					12-bit two's complement address, word
	long branch with link	BL label					label is 23-bit two's complement halfword offset, split into two 11-bit halves (ignoring
	Optional state change						bit 0). Encoded as 2 Thumb instructions.
	to Lo	BX Rs	`	×			Toggles between ARM and Thumb state
	to Hi	BX Hs	×	`			
Load	with immediate offset						
	word	LDR Rd, [Rb, #Imm]	`	×			7-bit immediate offset
	halfword	LDRH Rd, [Rb, #Imm]	`	×		Rd:= [Rb + #Imm]	8-bit immediate offset. Loads bits 0-15 and sets bits 16-31 to 0
	byte	LDRB Rd, [Rb, #Imm]	`	×		Rd:= [Rb + #lmm]	5-bit immediate offset Loads bit 0-7 and sets bits 8-31 to 0
	with register offset						
	word	LDR Rd, [Rb, Ro]	`	×		Rd:= [Rb + Ro]	
	halfword	LDRH Rd, [Rb, Ro]	`	×		Rd:= [Rb + Ro]	Loads bits 0-15 and sets bits 16-31 to 0
	signed halfword	LDRSH Rd, [Rb, Ro]	`	×		Rd:= [Rb + Ro]	Loads bits 0-15 and sets bits 16-31 to bit 15
	byte	LDRB Rd, [Rb, Ro]	`	×		Rd:= [Rb + Ro]	Loads bits 0-7 and sets bits 8-31 to 0
	signed byte	LDRSB Rd, [Rb, Ro]	`	×		Rd:= [Rb + Ro]	Loads bits 0-7 and sets bits 8-31 to bit 7
	PC-relative	LDR Rd, [PC, #Imm]	`	×		Rd:= [PC + #lmm]	10-bit unsigned immediate offset (word-aligned). PC bit 1 read as 0.
	SP-relative	LDR Rd, [SP, #Imm]	`	×		Rd:= [SP + #lmm]	10-bit unsigned immediate offset (word-aligned)
	Address						
	using PC	ADD Rd, PC, #Imm	`	×		Rd:= [PC + #lmm]	10-bit unsigned immediate offset (word-aligned). PC bit 1 read as 0.
	using SP	ADD Rd, SP, #Imm	`	×		Rd:= [SP + #lmm]	10-bit unsigned immediate offset (word-aligned)
	Multiple	LDMIA Rb!, { Rlist }	`	×			Loads list of registers, starting at base



Operation		Assembler	9	Ï	Cond Action	Action	Notes
	•		regs	regs	sapoo		
Store	with immediate offset						
	word	STR Rd, [Rb, #Imm]	`	×		[Rb + #Imm]:= Rd	7-bit immediate offset
	halfword	STRH Rd, [Rb, #Imm]	`	×		[Rb + #Imm]:= Halfword value from Rd	Rb + #Imm]:= Halfword value from Rd 8-bit immediate offset. Stores bits 0-15.
	byte	STRB Rd, [Rb, #Imm]	`	×		[Rb + #Imm]:= Byte value from Rd	7-bit immediate offset
	with register offset						
	word	STR Rd, [Rb, Ro]	`	×		[Rb + Ro]:= Rd	Pre-indexed word store
	halfword	STRH Rd, [Rb, Ro]	`	×		[Rb + Ro]:= Halfword value from Rd	Stores bits 0-15
	byte	STRB Rd, [Rb, Ro]	`	×		[Rb + Ro]:= Byte value from Rd	Pre-indexed byte store
	SP-relative	STR Rd, [SP, #Imm]	`	×		[SP + #Imm]:= Rd	10-bit unsigned immediate offset (word-aligned)
	Multiple	STMIA Rb!, { Rlist }	`	×			Stores list of registers, starting at base address in Rb. Writes back new address.
Push/	Push registers onto stack	PUSH { Rlist }	`	×			Full descending stack
Рор	Push LR and registers onto stack	PUSH { Rlist, LR}	`	×			,
	Pop registers from stack	POP { Rlist}	`	×			Full descending stack
	Pop registers and PC from stack	POP { Rlist, PC }	`	×			
Software Interrupt		SWI #8_Bit_Value					

Proprietary Notice

ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this reference card may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this reference card is subject to continuous developments and improvements. All particulars of the product and its use contained in this reference card are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties or merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number ARM QRC 0001B

lssue Date B
Beta April 1995 B
A June 1995 B
Sept 1996 B

Change Log

Date By Change April 1995 BJH Beta draft June 1995 BJH First Release Sept 1996 BJH Second Release

L		<u> </u>	http://
USA	ARM USA Suite 5, 985 University Avenue Los Gatos California 95030	USA Telephone: +1408 399 5199	
JAPAN	Advanced RISC Machines K.K. KSP West Bldg, 3F 300D, 3-2-1 Sakado Takatsu-ku, Kawasaki-shi Kanagawa, 213 California 95030		Email: info@armltd.co.uk
GERMANY	Advanced RISC Machines Limited Otto-Hahn Str. 13b 85521 Ottobrun-Riemerling Munich	Germany Telephone: +49 89 608 75545	Email: info@armItd.co.uk
ENGLAND	Advanced RISC Machines Limited Fulbourn Road Cherry Hinton Cambridge CB1 4JN	England Telephone: +44 1223 400400	Facsililie: +44 1223 400410 Email: info@armltd.co.uk

Σ

://www.arm.com