











NA555, NE555, SA555, SE555

SLFS022I - SEPTEMBER 1973 - REVISED SEPTEMBER 2014

xx555 Precision Timers

Features

- Timing From Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- TTL-Compatible Output Can Sink or Source Up to 200 mA
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- **Fingerprint Biometrics**
- Iris Biometrics
- RFID Reader

3 Description

These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or mono-stable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the a-stable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.

The threshold and trigger levels normally are twothirds and one-third, respectively, of $V_{\rm CC}$. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flipflop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.

The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	PDIP (8)	9.81 mm × 6.35 mm		
xx555	SOP (8)	6.20 mm × 5.30 mm		
xxooo	TSSOP (8)	3.00 mm × 4.40 mm		
	SOIC (8)	4.90 mm × 3.91 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Schematic






Table of Contents

1	Features 1		8.1 Overview	
2	Applications 1		8.2 Functional Block Diagram	9
3	Description 1		8.3 Feature Description	9
4	Simplified Schematic1		8.4 Device Functional Modes	12
5	Revision History	•	Applications and Implementation	. 13
6	Pin Configuration and Functions		9.1 Application Information	13
-	•		9.2 Typical Applications	13
1	Specifications 4		Power Supply Recommendations	. 18
	7.1 Absolute Maximum Ratings	11	Device and Documentation Support	. 19
	7.2 Handling Ratings		11.1 Related Links	
	7.4 Electrical Characteristics		11.2 Trademarks	19
	7.5 Operating Characteristics 6		11.3 Electrostatic Discharge Caution	19
			11.4 Glossary	19
_	7.6 Typical Characteristics	12	Mechanical, Packaging, and Orderable	
8	Detailed Description 9		Information	. 19


5 Revision History


Cł	nanges from Revision H (June 2010) to Revision I	Page
	Updated document to new TI enhanced data sheet format.	
•	Deleted Ordering Information table.	1
	Added Military Disclaimer to Features list.	
•	Added Applications.	1
•	Added Device Information table.	1
	Moved T _{stq} to Handling Ratings table	4
	Added DISCH switch on-state voltage parameter	5
	Added Device and Documentation Support section.	19
	Added ESD warning.	19
•	Added Mechanical, Packaging, and Orderable Information section	19



6 Pin Configuration and Functions

NA555...D OR P PACKAGE NE555...D, P, PS, OR PW PACKAGE SA555...D OR P PACKAGE SE555...D, JG, OR P PACKAGE (TOP VIEW)





NC - No internal connection

Pin Functions

	PIN			
NAME	D, P, PS, PW, JG	FK	I/O	DESCRIPTION
	N	0.		
CONT	5	12	I/O	Controls comparator thresholds, Outputs 2/3 VCC, allows bypass capacitor connection
DISCH	7	17	0	Open collector output to discharge timing capacitor
GND	1	2	-	Ground
NC		1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	-	No internal connection
OUT	3	7	0	High current timer output signal
RESET	4	10	ı	Active low reset input forces output and discharge low.
THRES	6	15	I	End of timing input. THRES > CONT sets output low and discharge low
TRIG	2	5	I	Start of timing input. TRIG < ½ CONT sets output high and discharge open
V _{CC}	8	20	-	Input supply voltage, 4.5 V to 16 V. (SE555 maximum is 18 V)

Copyright © 1973–2014, Texas Instruments Incorporated

Submit Documentation Feedback



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage ⁽²⁾			18	V	
VI	Input voltage	CONT, RESET, THRES, TRIG		V _{CC}	V	
I _O	Output current			±225	mA	
		D package		97		
θ _{JA} P.	Design 45 annual insurance (3)(4)	P package		85	°C/W	
	Package thermal impedance (3)(4)	PS package		95	C/VV	
		PW package		149		
^	(5)(6)	FK package		5.61	0044	
A ^{JC}	Package thermal impedance (5)(6)	JG package		14.5	°C/W	
TJ	Operating virtual junction temperature			150	°C	
	Case temperature for 60 s	FK package		260	°C	
	Lead temperature 1,6 mm (1/16 in) from case for 60 s	JG package		300	°C	

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to GND. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A) / \theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7. Maximum power dissipation is a function of $T_J(max)$, θ_{JC} , and T_C . The maximum allowable power dissipation at any allowable case temperature is $P_D = (T_J(max) T_C) / \theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with MIL-STD-883. (4) (5)
- (6)

7.2 Handling Ratings

PARA	METER	DEFINITION	MIN	MAX	UNIT
T _{sta}		age temperature range	-65	150	°C

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Supply valtage	NA555, NE555, SA555	4.5	16	V
V _{CC}	Supply voltage	SE555	4.5	18	V
V_{I}	Input voltage	CONT, RESET, THRES, and TRIG		Vcc	V
Io	Output current			±200	mA
		NA555	-40	105	
_	Operating free-air temperature	NE555	0	70	°C
T _A	Operating nee-air temperature	SA555	-40	85	C
		SE555	-55	125	

Copyright © 1973–2014, Texas Instruments Incorporated

Product Folder Links: NA555 NE555 SA555 SE555



7.4 Electrical Characteristics

 V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

PARAMETER	TEST COND			SE555			NA555 NE555 SA555		UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
	V _{CC} = 15 V		9.4	10	10.6	8.8	10	11.2		
THRES voltage level	V _{CC} = 5 V		2.7	3.3	4	2.4	3.3	4.2	V	
THRES current ⁽¹⁾				30	250		30	250	nA	
	.,		4.8	5	5.2	4.5	5	5.6		
TDIO	V _{CC} = 15 V	T _A = -55°C to 125°C	3		6				.,	
TRIG voltage level	.,		1.45	1.67	1.9	1.1	1.67	2.2	V	
	V _{CC} = 5 V	T _A = -55°C to 125°C			1.9					
TRIG current	TRIG at 0 V			0.5	0.9		0.5	2	μΑ	
DEOET It I I			0.3	0.7	1	0.3	0.7	1	.,	
RESET voltage level	T _A = -55°C to 125°C				1.1				V	
DECET .	RESET at V _{CC}			0.1	0.4		0.1	0.4		
RESET current	ESET current RESET at 0 V			-0.4	-1		-0.4	-1.5	mA	
DISCH switch off-state current				20	100		20	100	nA	
DISCH switch on-state voltage	V _{CC} = 5 V, I _O = 8 mA						0.15	0.4	٧	
CONT voltage (open circuit)	V = 15 V		9.6	10	10.4	9	10	11		
	V _{CC} = 15 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	9.6		10.4				V	
	V _{CC} = 5 V		2.9	3.3	3.8	2.6	3.3	4	V	
	v _{CC} – 5 v	$T_A = -55^{\circ}C$ to $125^{\circ}C$	2.9		3.8					
	V _{CC} = 15 V, I _{OI} = 10 mA			0.1	0.15		0.1	0.25		
	VCC - 15 V, IOL - 10 IIIA	$T_A = -55^{\circ}C$ to 125°C			0.2					
	\/ - 45\/ - 50 A			0.4	0.5		0.4	0.75		
	V _{CC} = 15 V, I _{OL} = 50 mA	$T_A = -55^{\circ}C$ to 125°C			1					
	V _{CC} = 15 V, I _{OI} = 100 mA			2	2.2		2	2.5		
Low-level output voltage	V _{CC} = 15 V, I _{OL} = 100 IIIA	$T_A = -55$ °C to 125°C			2.7				V	
	V_{CC} = 15 V, I_{OL} = 200 mA			2.5			2.5			
	V_{CC} = 5 V, I_{OL} = 3.5 mA	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.35					
	V _{CC} = 5 V, I _{OI} = 5 mA			0.1	0.2		0.1	0.35		
	V _{CC} = 3 V, I _{OL} = 3 IIIA	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.8					
	V_{CC} = 5 V, I_{OL} = 8 mA			0.15	0.25		0.15	0.4		
	V _{CC} = 15 V, I _{OH} = -100 mA		13	13.3		12.75	13.3			
	v _{CC} - 15 v, 10H100 mA	$T_A = -55^{\circ}C$ to 125°C	12				-			
High-level output voltage	V_{CC} = 15 V, I_{OH} = -200 mA			12.5			12.5		V	
	V _{CC} = 5 V, I _{OH} = -100 mA		3	3.3		2.75	3.3			
	VCC = 3 V, IOH = = 100 IIIA	$T_A = -55$ °C to 125°C	2							
	Output low, No load	V _{CC} = 15 V		10	12		10	15	-	
Supply current	Output low, No load	V _{CC} = 5 V		3	5		3	6		
опрыу синени	Output high, No load	V _{CC} = 15 V		9	10		9	13	IIIA	
	Saspat High, No load	V _{CC} = 5 V		2	4		2	5		

⁽¹⁾ This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when V_{CC} = 5 V, the maximum value is R = R_A + R_B # 3.4 M Ω , and for V_{CC} = 15 V, the maximum value is 10 M Ω .

Copyright © 1973–2014, Texas Instruments Incorporated

Submit Documentation Feedback



7.5 Operating Characteristics

V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

PARA	METER	TEST CONDITIONS ⁽¹⁾	SE555			NA555 NE555 SA555			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Initial error of timing	Each timer, monostable (3)	T _A = 25°C		0.5	1.5 ⁽⁴⁾		1	3	%
interval ⁽²⁾	Each timer, astable ⁽⁵⁾			1.5			2.25		%
Temperature coefficient of	Each timer, monostable (3)	T _A = MIN to MAX		30	100 ⁽⁴⁾		50		ppm/
timing interval	Each timer, astable (5)			90			150		. c
Supply-voltage sensitivity of	Each timer, monostable (3)	T _A = 25°C		0.05	0.2(4)		0.1	0.5	%/V
timing interval	Each timer, astable ⁽⁵⁾			0.15			0.3		%/V
Output-pulse rise time		C _L = 15 pF, T _A = 25°C		100	200(4)		100	300	ns
Output-pulse fall time	Output-pulse fall time			100	200(4)		100	300	ns

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 Timing interval error is defined as the difference between the measured value and the average value of a random sample from each


- iming interval error is defined as the difference between the measured value and the average value of a random sample from each process run. Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: R_A = 2 k Ω to 100 k Ω , C = 0.1 μ F. On products compliant to MIL-PRF-38535, this parameter is not production tested. Values specified are for a device in an astable circuit similar to Figure 12, with the following component values: R_A = 1 k Ω to 100 k Ω , C = 0.1 μ F.

Product Folder Links: NA555 NE555 SA555 SE555



7.6 Typical Characteristics

Data for temperatures below -40°C and above 105°C are applicable for SE555 circuits only.




Copyright © 1973–2014, Texas Instruments Incorporated


Submit Documentation Feedback



Typical Characteristics (continued)

Data for temperatures below -40°C and above 105°C are applicable for SE555 circuits only.





(Monostable Operation) vs Free-Air Temperature




8 Detailed Description

8.1 Overview

The xx555 timer is a popular and easy to use for general purpose timing applications from 10 μ s to hours or from < 1mHz to 100 kHz. In the time-delay or mono-stable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the a-stable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor. Maximum output sink and discharge sink current is greater for higher VCC and less for lower VCC.

8.2 Functional Block Diagram



- A. Pin numbers shown are for the D, JG, P, PS, and PW packages.
- B. RESET can override TRIG, which can override THRES.

8.3 Feature Description

8.3.1 Mono-stable Operation


For mono-stable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (\overline{Q} goes low), drives the output high, and turns off Q1. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop (\overline{Q} goes high), drives the output low, and discharges C through Q1.

Copyright © 1973–2014, Texas Instruments Incorporated

Submit Documentation Feedback



Feature Description (continued)



Pin numbers shown are for the D, JG, P, PS, and PW packages.

Figure 9. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high for at least 10 μ s before the end of the timing interval. When the trigger is grounded, the comparator storage time can be as long as 10 μ s, which limits the minimum monostable pulse width to 10 μ s. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_w = 1.1 R_A C$. Figure 11 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{CC}. The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to V_{CC}.




Figure 10. Typical Monostable Waveforms

Figure 11. Output Pulse Duration vs Capacitance

Submit Documentation Feedback

Copyright © 1973–2014, Texas Instruments Incorporated





Feature Description (continued)

8.3.2 A-stable Operation

As shown in Figure 12, adding a second resistor, R_B , to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multi-vibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \times V_{CC}$) and the trigger-voltage level ($\approx 0.33 \times V_{CC}$). As in the mono-stable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.





Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.

Figure 12. Circuit for Astable Operation

Figure 13. Typical Astable Waveforms

Figure 12 shows typical waveforms generated during a table operation. The output high-level duration t_{H} and low-level duration t_{L} can be calculated as follows:

$$t_{H} = 0.693(R_{A} + R_{B})C$$
 (1)

$$t_{L} = 0.693 \left(R_{B}\right) C \tag{2}$$

Other useful relationships are shown below:

period =
$$t_H + t_L = 0.693 (R_A + 2R_B)C$$
 (3)

frequency
$$\approx \frac{1.44}{(R_A + 2R_B)C}$$
 (4)

Output driver duty cycle =
$$\frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}$$
 (5)

Output waveform duty cycle =
$$\frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B}$$
 (6)

$$Low-to-high\ ratio = \frac{t_L}{t_H} = \frac{R_B}{R_A + R_B} \eqno(7)$$

Feature Description (continued)




Figure 14. Free-Running Frequency

8.3.3 Frequency Divider

By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 15 shows a divide-by-three circuit that makes use of the fact that re-triggering cannot occur during the timing cycle.




Figure 15. Divide-by-Three Circuit Waveforms

8.4 Device Functional Modes

Table 1. Function Table

RESET	TRIGGER VOLTAGE(1)	THRESHOLD VOLTAGE(1)	OUTPUT	DISCHARGE SWITCH		
Low	Irrelevant	Irrelevant	Low	On		
High	<1/3 V _{CC}	Irrelevant	High	Off		
High	>1/3 V _{CC}	>2/3 V _{CC}	Low	On		
High	>1/3 V _{CC}	<2/3 V _{CC}	As previously established			

(1) Voltage levels shown are nominal.

2 Submit Documentation Feedback

Copyright © 1973–2014, Texas Instruments Incorporated

Product Folder Links: NA555 NE555 SA555 SE555



9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The xx555 timer devices use resistor and capacitor charging delay to provide a programmable time delay or operating frequency. This section presents a simplified discussion of the design process.

9.2 Typical Applications

9.2.1 Missing-Pulse Detector

The circuit shown in Figure 16 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is re-triggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 17.



Pin numbers shown are shown for the D, JG, P, PS, and PW packages.

Figure 16. Circuit for Missing-Pulse Detector

9.2.1.1 Design Requirements

Input fault (missing pulses) must be input high. Input stuck low will not be detected because timing capacitor "C" will remain discharged.

9.2.1.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C > [maximum normal input high time]$. R_L improves V_{OH} , but it is not required for TTL compatibility.


Copyright © 1973–2014, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS


Typical Applications (continued)

9.2.1.3 Application Curves



9.2.2 Pulse-Width Modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 19 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is shown, any wave shape could be used.



Pin numbers shown are for the D, JG, P, PS, and PW packages.

NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 18. Circuit for Pulse-Width Modulation



Typical Applications (continued)


9.2.2.1 Design Requirements

Clock input must have V_{OL} and V_{OH} levels that are less than and greater than 1/3 VCC. Modulation input can vary from ground to VCC. The application must be tolerant of a nonlinear transfer function; the relationship between modulation input and pulse width is not linear because the capacitor charge is based RC on an negative exponential curve.

9.2.2.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C = 1/4$ [clock input period]. R_L improves V_{OH} , but it is not required for TTL compatibility.

9.2.2.3 Application Curves




9.2.3 Pulse-Position Modulation

As shown in Figure 20, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 21 shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.

Copyright © 1973–2014, Texas Instruments Incorporated

Submit Documentation Feedback

Typical Applications (continued)



Pin numbers shown are for the D, JG, P, PS, and PW packages.

NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 20. Circuit for Pulse-Position Modulation

9.2.3.1 Design Requirements

Both DC and AC coupled modulation input will change the upper and lower voltage thresholds for the timing capacitor. Both frequency and duty cycle will vary with the modulation voltage.

9.2.3.2 Detailed Design Procedure


The nominal output frequency and duty cycle can be determined using formulas in A-stable Operation section. R_L improves V_{OH} , but it is not required for TTL compatibility.

Copyright © 1973–2014, Texas Instruments Incorporated

TEXAS INSTRUMENTS


Typical Applications (continued)

9.2.3.3 Application Curves



9.2.4 Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 22 shows a sequencer circuit with possible applications in many systems, and Figure 23 shows the output waveforms.



Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: S closes momentarily at t = 0.

Figure 22. Sequential Timer Circuit

Copyright © 1973–2014, Texas Instruments Incorporated

Submit Documentation Feedback



Typical Applications (continued)


9.2.4.1 Design Requirements

The sequential timer application chains together multiple mono-stable timers. The joining components are the 33-k Ω resistors and 0.001- μ F capacitors. The output high to low edge passes a 10- μ s start pulse to the next monostable.

9.2.4.2 Detailed Design Procedure

The timing resistors and capacitors can be chosen using this formula. $t_w = 1.1 \times R \times C$.

9.2.4.3 Application Curves



10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5 V and 16 V. (18 V for SE555). A bypass capacitor is highly recommended from VCC to ground pin; ceramic 0.1 μ F capacitor is sufficient.



11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
NA555	Click here	Click here	Click here	Click here	Click here
NE555	Click here	Click here	Click here	Click here	Click here
SA555	Click here	Click here	Click here	Click here	Click here
SE555	Click here	Click here	Click here	Click here	Click here

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Copyright © 1973–2014, Texas Instruments Incorporated

Submit Documentation Feedback





ww.ti.com 6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
JM38510/10901BPA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510 /10901BPA	Samples
M38510/10901BPA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510 /10901BPA	Samples
NA555D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	NA555	Samples
NA555DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	NA555	Samples
NA555DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	NA555	Samples
NA555P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	-40 to 105	NA555P	Samples
NA555PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 105	NA555P	Samples
NE555D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	NE555	Samples
NE555DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	NE555	Samples
NE555DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	NE555	Samples
NE555DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	NE555	Samples
NE555DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	NE555	Samples
NE555P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	0 to 70	NE555P	Samples
NE555PE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	NE555P	Samples
NE555PS	ACTIVE	so	PS	8	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM		N555	Samples
NE555PSR	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samples
NE555PSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samples

Addendum-Page 1





www.ti.com 6-Feb-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
NE555PSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samp
NE555PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samp
NE555PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	NIPDAU	NIPDAU Level-1-260C-UNLIM		N555	Samp
NE555PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	NIPDAU Level-1-260C-UNLIM		N555	Samp
NE555PWRE4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samp
NE555PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samp
SA555D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA555	Sam
SA555DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA555	Sam
SA555DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA555	Sam
SA555DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	SA555	Sam
SA555DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA555	Sam
SA555DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA555	Sam
SA555P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SA555P	Sam
SA555PE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SA555P	Sam
SE555D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	NIPDAU Level-1-260C-UNLIM		SE555	Sam
SE555DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU Level-1-260C-UNLIM		-55 to 125	SE555	Sam
SE555DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SE555	Sam
SE555DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SE555	Sam

Addendum-Page 2





6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SE555FKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SE555FKB	Samples
SE555JG	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SE555JG	Samples
SE555JGB	ACTIVE	CDIP	JG	8	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SE555JGB	Samples
SE555P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-55 to 125	SE555P	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM



ww.ti.com 6-Feb-2020

OTHER QUALIFIED VERSIONS OF SE555, SE555M:

Catalog: SE555

• Military: SE555M

• Space: SE555-SP, SE555-SP


NOTE: Qualified Version Definitions:


- $_{\bullet}$ Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
NA555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NA555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555DR	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
NE555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
SA555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SA555DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SE555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SE555DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 17-Apr-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
NA555DR	SOIC	D	8	2500	367.0	367.0	35.0
NA555DR	SOIC	D	8	2500	340.5	338.1	20.6
NE555DR	SOIC	D	8	2500	333.2	345.9	28.6
NE555DR	SOIC	D	8	2500	340.5	338.1	20.6
NE555DR	SOIC	D	8	2500	364.0	364.0	27.0
NE555DR	SOIC	D	8	2500	367.0	367.0	35.0
NE555DRG4	SOIC	D	8	2500	340.5	338.1	20.6
NE555DRG4	SOIC	D	8	2500	367.0	367.0	35.0
NE555PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
SA555DR	SOIC	D	8	2500	340.5	338.1	20.6
SA555DRG4	SOIC	D	8	2500	340.5	338.1	20.6
SE555DR	SOIC	D	8	2500	350.0	350.0	43.0
SE555DRG4	SOIC	D	8	2500	350.0	350.0	43.0

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
 This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.






NOTES:

- A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. This drawing is subject to change without notice. Publication IPC—7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- A. All linear differentiations are in increas (initializeds).

 B. This drawing is subject to change without notice.

 C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification.


 E. Falls within MIL STD 1835 GDIP1-T8



POST OFFICE BOX 655303 * DALLAS, TEXAS 75265

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001 variation BA.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height


SMALL OUTLINE PACKAGE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
 Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a metal lid.
 D. Falls within JEDEC MS-004



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Ti's products are provided subject to Ti's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Ti's provision of these resources does not expand or otherwise alter Ti's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated