#### GPUS AND HETEROGENEOUS SYSTEMS

#### **HSA** Foundation

Antonio Miele

Politecnico di Milano



#### References

- This presentation is based on the material and slides published on the HSA foundation website:
  - <a href="http://www.hsafoundation.com/">http://www.hsafoundation.com/</a>

# Heterogeneous processors have proliferated – make them better

- Heterogeneous SoCs have arrived and are a tremendous advance over previous platforms
- SoCs combine CPU cores, GPU cores and other accelerators, with high bandwidth access to memory
- How do we make them even better?
  - Easier to program
  - Easier to optimize
  - Easier to load balance
  - Higher performance
  - Lower power
- HSA unites accelerators architecturally
- Early focus on the GPU compute accelerator, but HSA will go well beyond the GPU



#### **HSA** foundation

- Founded in June 2012
- Developing a new platform for heterogeneous systems
- www.hsafoundation.com
- Specifications under development in working groups to define the platform



- Membership consists of 43 companies and 16 universities
- Adding 1-2 new members each month

#### HSA consortium





#### HSA goals


- To enable power-efficient performance
- To improve programmability of heterogeneous processors
- To increase the portability of code across processors and platforms
- To increase the pervasiveness of heterogeneous solutions throughout the industry

# Paradigm shift

Inflection in processor design and programming








#### Key features of HSA

- hUMA Heterogeneous Unified Memory Architecture
- hQ Heterogeneous Queuing
- HSAIL HSA Intermediate Language

#### Key features of HSA

- <u>hUMA Heterogeneous Unified Memory</u> <u>Architecture</u>
- hQ Heterogeneous Queuing
- HSAIL HSA Intermediate Language

# Legacy GPU compute




- Multiple memory pools
- Multiple address spaces
  - No pointer-based data structures
- Explicit data copying across PCIe
  - High latency
  - Low bandwidth
- High overhead dispatch

- Need lots of compute on GPU to amortize copy overhead
- Very limited GPU memory capacity
- Dual source development
- Proprietary environments
- Expert programmers only

### Existing APUs and SoCs

#### **Physical Integration**




APU = Accelerated Processing Unit (i.e., a SoC containing also a GPU)

- Physical integration of GPUs and CPUs
- Data copies on an internal bus
- Two memory pools remain
- Still queue through the OS
- Still requires expert programmers


 FPGAs and DSPs have the same issues

# Existing APUs and SoCs


- CPU and GPU still have separate memories for the programmer (different virtual memory spaces)
  - 1. CPU explicitly copies data to GPU memory
  - 2. GPU executes computation
  - 3. CPU explicitly copies results back to its own memory




#### An HSA enabled SoC





- Unified Coherent Memory enables data sharing across all processors
  - Enabling the usage of pointers
  - Not explicit data transfer -> values move on demand
  - Pageable virtual addresses for GPUs -> no GPU capacity constraints
- Processors architected to operate cooperatively
- Designed to enable the application to run on different processors at different times





- CPU and GPU have a unified virtual memory spaces
  - 1. CPU simply passes a pointer to GPU
  - 2. GPU executes computation
  - 3. CPU can read the results directly no explicit copy need!























#### **DATA POINTERS**


HSA and full OpenCL 2.0

















#### DATA POINTERS - CODE COMPLEXITY


HSA

Legacy

```
static void run hsa path()
    /* Allocation and initialization */
   tree = (node *) clsVMAlloc(context, CL MEM READ ONLY,
           num nodes * sizeof(node), 0);
   initialize nodes(tree, num nodes);
   root = construct BST(num nodes, tree);
   search keys = (int *) clsVMAlloc(context, CL MEM READ ONLY,
           num search keys * sizeof(int), 0);
   initialize search keys (search keys, num search keys, sort input);
   found key nodes = (node **) clsVMAlloc(context, CL MEM WRITE ONLY,
           num search keys * sizeof(node *), 0);
   memset(found key nodes, 0, num search keys * sizeof(node *));
    /* GPU work enqueue */
   clSetKernelArgSVMPointer(search_kernel, 0, root);
   clSetKernelArgSVMPointer(search_kernel, 1, search_keys);
   clSetKernelArgSVMPointer(search_kernel, 2, &num_search_keys);
   clSetKernelArgSVMPointer(search kernel, 3, found key nodes);
   clEnqueueNDRangeKernel(queue, search kernel, 1, NULL,
            &num_search_keys, &preferredLocalSize, 0, NULL, &kernel_event);
   clFinish(queue);
   /* Cleanup */
   clsVMFree(context, tree);
   clsVMFree(context, found key nodes);
   clsvMFree(context, search keys);
```

```
/* Allocation and initialization */
tree = (node *) malloc(num_nodes * missed(node));
     initialize nodes(tree, num nodes);
root = construct BST(num nodes, tree);
    found_keys = (int *) malloc(num_search_keys * siseof(int));
memset(found_keys, 0, num_search_keys * siseof(int));
    ocl tree = (ocl mode *) malloc(num modes * miseof(ocl mode));
    cl_mem_cl_ocl_tree = clCresteBuffer(context, CL_MEM_READ_DELY,
    /* The tree is converted to its array form */
int root_id:
initialize_ocl_modes(ocl_tree, num_modes):
convert_tree_to_array(root, ocl_tree, irroot_id):
    /* Copy the tree and search keys array to the GRU */
climqueseWriteBuffer(queue, cl.col.tree, Ct.780E. 0,
mm_modes * aimsef(col_mode), col_tree, 6, SULL, SULL);
     cimqueuerritemuffer(queue, cl_search_keys, ft, TRIE, 6, num_search_keys * sizeof(int), search_keys, 6, NILL, NILL);
     cimqueuemmangemennel(queue, search kernel, 1, MILL,
anum search keys, apreferredioculmine, 5, MILL, MILL);
     olyinishrousues:
     /* Copy the results back from the GPV */
disapproximation; classes, di found nodes id, CL TRUE, 0,
man, manch, keys * sizind(list), foliad keys, 0, NULL, NULL);
    cimelessementsject(cl_ccl_tree);
cimelessementsject(cl_search_keys);
cimelessementsject(cl_found_modes_ld);
static void initialize och modes/och mode *och tree, long long ist nom modes)
   for (ist 1 = 0; 1 < num_nodes; 1++) {
    adl_tras[i].left = -1;
    adl_tras[i].right = -1;</pre>
static void convert_tree_to_array(node *root, ccl_node *ccl_tree, ist *root_id)
    tree queue = (node **!callograum nodes, miseof(node *!);
     *root id = 0;
    while (front != rear) (
tmp = tree_queue(front);
if (!tmp)
break;
          if (tmp->rlght) {
    tree queue(rear) = tmp->rlght;
    ool_tree(rear) value = tmp->rlght->value;
    ool_tree(front).rlght = (lat)rear;
    rear*+;
          frant++
```






- OpenCL 2.0 leverages HSA memory organization to implement a virtual shared memory (VSM) model
- VSM can be used to share pointers in the same context among devices and the host

#### Key features of HSA


- hUMA Heterogeneous Unified Memory Architecture
- hQ Heterogeneous Queuing
- HSAIL HSA Intermediate Language

- Task queuing runtimes
  - Popular pattern for task and data parallel programming on Symmetric Multiprocessor (SMP) systems
  - Characterized by:
    - A work queue per core
    - Runtime library that divides large loops into tasks and distributes to queues
    - A work stealing scheduler that keeps system balanced
- HSA is designed to extend this pattern to run on heterogeneous systems


How compute dispatch operates today in the driver model



- How compute dispatch improves under HSA
  - Application codes to the hardware
  - User mode queuing
  - Hardware scheduling
  - Low dispatch times
  - No Soft Queues
  - No User Mode Drivers
  - No Kernel ModeTransitions
  - No Overhead!




 AQL (Architected Queueing Layer) enables any agent to enqueue tasks




 AQL (Architected Queueing Layer) enables any agent to enqueue tasks

- Single compute dispatch path for all hardware
- No driver translation, direct access to hardware
- Standard across vendors





- All agents can enqueue
  - Allowed also self-enqueuing
- Requires coherency and shared virtual memory


 A work stealing scheduler that keeps system balanced





Today's picture:














HSA picture:




- Let's consider a tree traversal problem:
  - Every node in the tree is a job to be executed
  - We may not know at priory the size of the tree
  - Input parameters of a job may depend on parent execution



- State-of-the-art solution:
  - The job has to communicate to the host the new jobs (possibly transmitting input data)
  - The host queues the child jobs on the device




- Device side queuing:
  - The job running on the device directly queues new jobs in the device/host queues



- Benefits of device side queuing:
  - Enable more natural expression of nested parallelism necessary for applications with irregular or data-driven loop structures(i.e., breadth first search)
  - Remove of synchronization and communication with the host to launch new threads (remove expensive data transfer)
  - The finer granularities of parallelism is exposed to scheduler and load balancer

- OpenCL 2.0 supports device side queuing
  - Device-side command queues are out-of-order
  - Parent and child kernels execute asynchronously
  - Synchronization has to be explicitly managed by the programmer



# Summary on the queuing model

- User mode queuing for low latency dispatch
  - Application dispatches directly
  - No OS or driver required in the dispatch path
- Architected Queuing Layer
  - Single compute dispatch path for all hardware
  - No driver translation, direct to hardware
- Allows for dispatch to queue from any agent
  - CPU or GPU
- GPU self-enqueue enables lots of solutions
  - Recursion
  - Tree traversal
  - Wavefront reforming

# Other necessary HW mechanisms

 Task preemption and context switching have to be supported by all computing resources (also GPUs)

## Key features of HSA


- hUMA Heterogeneous Unified Memory Architecture
- hQ Heterogeneous Queuing
- HSAIL HSA Intermediate Language


# HSA intermediate layer (HSAIL)

- A portable "virtual ISA" for vendor-independent compilation and distribution
  - Like Java bytecodes for GPUs
- Low-level IR, close to machine ISA level
  - Most optimizations (including register allocation) performed before HSAIL
- Generated by a high-level compiler (LLVM, gcc, Java VM, etc.)
  - Application binaries may ship with embedded HSAIL
- Compiled down to target ISA by a vendor-specific "finalizer"
  - Finalizer may execute at run time, install time, or build time

# HSA intermediate layer (HSAIL)


HSA compilation stack • HSA runtime stack





### HSA software stack

HSA supports many languages



# Specifications and software

**HSA BUILDING BLOCKS** 

http://hsafoundation.com

http://github.com/HSAFoundation

#### **HSA Hardware Building Blocks**

- hUMA Shared Virtual Memory
  - Single address space
  - Coherent
  - Pageable
  - Fast access from all components
  - Can share pointers
- ▲ hQ Architected User-Level Queues
- Signals
- Context Switching
- Platform Atomics

**HSA Platform** System Arch Specification



#### **HSA Software Building Blocks**

- HSAIL
  - Portable, parallel, α
  - Defined Memory Model

HSA Programmer's Reference Manual



- ✓ HSA Runtime
  - Create queues
  - Allocate memory
  - Device discovery

**HSA System** Runtime Specification

Source



- Multiple high level compilers
  - CLANG/LLVM/HSAIL
  - C++, OpenMP, OpenACC, Python, OpenCL™, etc


Open-Source

Industry standard compiler IR and runtime to enable existing programming languages to target the GPU

Industry standard, architected requirements for how devices share memory and communicate with each other

### HSA architecture V1

- GPU compute C++ support
- User Mode Scheduling
- Fully coherent memory between CPU & GPU
- GPU uses pageable system memory via CPU pointers
- GPU graphics pre-emption
- GPU compute context switch



### AMD roadmaps

#### HETEROGENEOUS SYSTEM ARCHITECTURE ROADMAP 2012 2013 2014 2011 **Optimized Architectural Physical** System **Piatforms** Integration Integration Integration **Unified Address GPU Compute** Integrate CPU and **GPU Compute** Space for CPU C++ Support **GPU** in Silicon Context Switch and GPU **GPU Uses Pageable User Mode GPU Graphics Unified Memory** System Memory via Controller Scheduling Preemption **CPU Pointers** Common **Bi-Directional Power Fully Coherent Quality of Service** Manufacturing Mgmt Between CPU Memory Between Technology Technology CPU & GPU and GPU



## AMD roadmaps


#### AMD "CARRIZO" NOTEBOOK AND AIO PLATFORM

#### "Carrizo" Platform Block Diagram

2015

#### "Carrizo"

- "Excavator" (XV) CPU with ~30% perf increase at 15W
  - 4 XV cores, 2 MB total L2
- AMD Radeon 3<sup>rd</sup> Generation Graphics Core Next (GCN)
  - 8 GFX CUs, 2 RBs, Higher memory efficiency, Delta Color Compression
  - Full HSA: Hi Perf Bus for Gfx & DRAM, Fine-grain Preemption for Context Switches
  - DirectX 12
- Multimedia
  - Universal Video Decoder (UVD6): 9-18x 1080p 30fps H.264 decode
  - Video Compression Engine (VCE3.1): 9x 1080p 30fps H.264 encode
  - Audio Co-Processor (ACP2)
- Integrated Platform Security Processor (Trust Zone)
  - Dedicated, Trustzone compatible security subsystem
  - TPM2.0, crypto acceleration, secure boot
- Memory Technology
  - Up to 2-channels DDR3-2133
  - Dual SoDIMM per channel
- Display and I/O
  - DCE11 Display Controller Engine
  - Up to 3 Display interfaces/heads, HDMI 2.0
  - PCle Gen3 x8 for dGPU expansion, PCle Gen3 x4 for GPP
  - AMD wireless display support (Miracast)
- Power Management
  - Connected Standby, STAPM, PPT/TDC/EDC tracking, BBB
- Integrated FCH
  - 4x USB3.0/2.0, 4x USB2.0, 2x SATA3, SD, GPIO, SPI, I2S, I2C, UART
- Targeted notebook / convertible form factors
  - BGA (FP4), ~12W-35W TDPs



vr-zone.com