

Figure 2-1. IA-32 System-Level Registers and Data Structures




Figure 2-4. System Flags in the EFLAGS Register

- Interrupt enable (bit 9) Controls the response of the processor to maskable hardware interrupt requests (see also: Section 6.3.2, "Maskable Hardware Interrupts"). The flag is set to respond to maskable hardware interrupts; cleared to inhibit maskable hardware interrupts. The IF flag does not affect the generation of exceptions or nonmaskable interrupts (NMI interrupts). The CPL, IOPL, and the state of the VME flag in control register CR4 determine whether the IF flag can be modified by the CLI, STI, POPF, POPFD, and IRET.
- I/O privilege level field (bits 12 and 13) Indicates the I/O privilege level (IOPL) of the currently running program or task. The CPL of the currently running program or task must be less than or equal to the IOPL to access the I/O address space. This field can only be modified by the POPF and IRET instructions when operating at a CPL of 0.

The IOPL is also one of the mechanisms that controls the modification of the IF flag and the handling of interrupts in virtual-8086 mode when virtual mode extensions are in effect (when CR4.VME = 1). See also: Chapter 14, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.




Figure 3-1. Segmentation and Paging




Figure 3-2. Flat Model




Figure 3-3. Protected Flat Model




Figure 3-8. Segment Descriptor

Table 3-1. Code- and Data-Segment Types

	Туре	Field			Descriptor	Description				
Decimal	11	10 E	9 W	8 A	Туре					
0	0	0	0	0	Data	Read-Only				
1	0	0	0	1	Data	Read-Only, accessed				
2	0	0	1	0	Data	Read/Write				
3	0	0	1	1	Data	Read/Write, accessed				
4	0	1	0	0	Data	Read-Only, expand-down				
5	0	1	0	1	Data	Read-Only, expand-down, accessed				
6	0	1	1	0	Data	Read/Write, expand-down				
7	0	1	1	1	Data	Read/Write, expand-down, accessed				
		С	R	Α						
8	1	0	0	0	Code	Execute-Only				
9	1	0	0	1	Code	Execute-Only, accessed				
10	1	0	1	0	Code	Execute/Read				
11	1	0	1	1	Code	Execute/Read, accessed				
12	1	1	0	0	Code	Execute-Only, conforming				
13	1	1	0	1	Code	Execute-Only, conforming, accessed				
14	1	1	1	0	Code	Execute/Read, conforming				
15	1	1	1	1	Code	Execute/Read, conforming, accessed				

Table 3-2. System-Segment and Gate-Descriptor Types

	Туре і	ield			Description				
Decimal	11	10	9	8	32-Bit Mode	IA-32e Mode			
0	0	0	0	0	Reserved	Upper 8 byte of an 16- byte descriptor			
1	0	0	0	1	16-bit TSS (Available)	Reserved			
2	0	0	1	0	LDT	LDT			
3	0	0	1	1	16-bit TSS (Busy)	Reserved			
4	0	1	0	0	16-bit Call Gate	Reserved			
5	0	1	0	1	Task Gate	Reserved			
6	0	1	1	0	16-bit Interrupt Gate	Reserved			
7	0	1	1	1	16-bit Trap Gate	Reserved			
8	1	0	0	0	Reserved	Reserved			
9	1	0	0	1	32-bit TSS (Available)	64-bit TSS (Available)			
10	1	0	1	0	Reserved	Reserved			
11	1	0	1	1	32-bit TSS (Busy)	64-bit TSS (Busy)			
12	1	1	0	0	32-bit Call Gate	64-bit Call Gate			
13	1	1	0	1	Reserved	Reserved			
14	1	1	1	0	32-bit Interrupt Gate	64-bit Interrupt Gate			
15	1	1	1	1	32-bit Trap Gate	64-bit Trap Gate			

\Box	0	1	2	3	4	5	6	7	8	11 10 9	12	16 15 14 13	21 20 19 18 17	726 25 24 23 22	31 30 29 28
CR3	ed	nor	Igr	P W T	P C D			ed	nor	Igr			age directory ¹	Address of pa	
PDE: 4MB page	1	/	U / S	P W T	P C D	Α	D	1	G	Ignored	P A T	Bits 39:32 of address ²	Reserved (must be 0)	2 of address page frame	
PDE: page table	1	/	Address of page table Ignored Q g A C W / /												
PDE: not present	O	lgnored													
PTE: 4KB page	1	/	Address of 4KB page frame Ignored G A D A C W / /												
PTE: not present	0											nored	lg		

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging




Figure 5-1. Descriptor Fields Used for Protection

5.2 FIELDS AND FLAGS USED FOR SEGMENT-LEVEL AND PAGE-LEVEL PROTECTION

The processor's protection mechanism uses the following fields and flags in the system data structures to control access to segments and pages:

- **Descriptor type (S) flag** (Bit 12 in the second doubleword of a segment descriptor.) Determines if the segment descriptor is for a system segment or a code or data segment.
- Type field (Bits 8 through 11 in the second doubleword of a segment descriptor.) Determines the type of code, data, or system segment.
- Limit field (Bits 0 through 15 of the first doubleword and bits 16 through 19 of the second doubleword of a segment descriptor.) Determines the size of the segment, along with the G flag and E flag (for data segments).
- **G flag** (Bit 23 in the second doubleword of a segment descriptor.) Determines the size of the segment, along with the limit field and E flag (for data segments).
- E flag (Bit 10 in the second doubleword of a data-segment descriptor.)
 Determines the size of the segment, along with the limit field and G flag.
- Descriptor privilege level (DPL) field (Bits 13 and 14 in the second doubleword of a segment descriptor.) Determines the privilege level of the segment.
- Requested privilege level (RPL) field (Bits 0 and 1 of any segment selector.) Specifies the requested privilege level of a segment selector.
- Current privilege level (CPL) field (Bits 0 and 1 of the CS segment register.) Indicates the privilege level of the currently executing program or
 - procedure. The term current privilege level (CPL) refers to the setting of this field.
- User/supervisor (U/S) flag (Bit 2 of paging-structure entries.) Determines the type of page: user or supervisor.
- Read/write (R/W) flag (Bit 1 of paging-structure entries.) Determines the type of access allowed to a page: read-only or read/write.
- Execute-disable (XD) flag (Bit 63 of certain paging-structure entries.)
 Determines the type of access allowed to a page: executable or not-executable.




Figure 6-1. Relationship of the IDTR and IDT




Figure 6-4. Stack Usage on Transfers to Interrupt and Exception-Handling Routines

I/O Map Base Address	Reserved	Т						
Reserved	LDT Segment Selector							
Reserved	GS							
Reserved	FS							
Reserved	DS							
Reserved	SS							
Reserved	cs							
Reserved	ES							
EDI								
	ESI							
	EBP							
ESP EBX EDX ECX EAX								
						EF	LAGS	
							EIP	
						CR3	(PDBR)	
						Reserved	SS2	
E	SP2							
Reserved	SS1							
E	ESP1							
Reserved	SS0							
E	ESP0							
Reserved	Previous Task Link							

Figure 7-2. 32-Bit Task-State Segment (TSS)




Figure 7-3. TSS Descriptor