

Project Duration: 10 March 2026 – 2 May 2026

Task: Collection of research papers

Assigned to: All Members

Status: Completed on 2 May 2026

Task: Research paper segregation and analysis

Assigned to: Gowri & Hemashree

Status: Completed on 2 May 2026

Task: Block diagram design

Assigned to: Hemashree

Status: Completed on 2 May 2026

Task: Architecture design

Assigned to: Hemashree

Status: Completed on 2 May 2026

Task: Verilog coding

Assigned to: Evan

Status: Completed on 2 May 2026

Task: Testbench code development

Assigned to: Evan

Status: Completed on 2 May 2026

Task: Report documentation

Assigned to: Manasvi

Status: Completed on 2 May 2026

Task: PPT preparation and presentation

Assigned to: Gowri & Manasvi

Status: Completed on 2 May 2026