


7.2 Functional Block Diagram



7.4.3 Control Law across Entire Load Range

UCC28780 contains four modes of operation summarized in Table 1. Starting from heavier load, the AAM mode forces PWML and PWMH into complementary switching with ZVS tuning enabled. ABM mode generates a group of PWML and PWMH pulses as a burst packet, and adjusts the burst off-time to regulate the output voltage. At the same time, the burst frequency variation is confined above 20kHz by adjusting the number of PWML and PWMH pulses per packet to mitigate audible noise and reduce burst output ripple. In LPM and SBP modes, PWMH and the ZVS tuning loop are disabled, so the converter operates in valley-switching.


Table 1. Functional Modes

MODE	OPERATION	PWMH	ZVS
AAM	Adaptive Amplitude Modulation	Enabled	Yes
ABM	Adaptive Burst Mode	Enabled	Yes
LPM	Low Power Mode	Disabled	No
SBP	StandBy Power	Disabled	No

Figure 12. Hysteresis Voltage Generation on BUR Pin

When V_{BUR} becomes higher after transition to LPM, the inductor peak current in LPM is increased with the higher feedback current than ABM. If ΔV_{BUR} is designed too small, it is possible that mode toggling between LPM and ABM can occur resulting in audible noise. For that situation, ΔV_{BUR} greater than 100 mV is recommended. To minimize the noise coupling effect on V_{BUR} , a filter capacitor on the BUR pin (C_{BUR}) may be needed. C_{BUR} needs to be sized such that $C_{BUR} \geq \frac{I_{BUR}}{\Delta V_{BUR} \cdot f_{BUR}}$. Based on three RC time constants representing 95% of a settled steady state value from a step response, the design guide of C_{BUR} is expressed as

$$C_{BUR} \leq 40 \mu s \times \frac{R_{BUR} + R_{GATE}}{3 R_{GATE} R_{GATE2}} \quad (3)$$



Copyright © 2016, Texas Instruments Incorporated

When V_{BUR} becomes higher after transition to LPM, the inductor peak current in LPM is increased with the higher feedback current than ABM. If ΔV_{BUR} is designed too small, it is possible that mode toggling between LPM and ABM can occur resulting in audible noise. For that situation, ΔV_{BUR} greater than 100 mV is recommended. To minimize the noise coupling effect on V_{BUR} , a filter capacitor on the BUR pin (C_{BUR}) may be needed. C_{BUR} needs to be sized such that $C_{BUR} \geq \frac{I_{BUR}}{\Delta V_{BUR} \cdot f_{BUR}}$. Based on three RC time constants representing 95% of a settled steady state value from a step response, the design guide of C_{BUR} is expressed as

$$C_{BUR} \leq 40 \mu s \times \frac{R_{BUR} + R_{GATE}}{3 R_{GATE} R_{GATE2}} \quad (3)$$

Number
6.08.2025
F:\Project LE\...\Controller.Sc

SET

10

8

4

70	%
40	%

Maximum Duty Cycle:

Magnetization Current:



IBER Schaltung

components C3 and R3 to get the best performance when using the knowledge of the Flyback transformer secondary leakage inductance. The value of the capacitor C3 should be chosen so that the conduction loss is as low as possible. It is also recommended to do this test at partial load to avoid diode heating. The value of the capacitor C3 should be chosen so that the conduction loss is as low as possible. It is also recommended to do this test at partial load to avoid diode heating. The value of the capacitor C3 should be chosen so that the conduction loss is as low as possible. It is also recommended to do this test at partial load to avoid diode heating.

Copyright © 2018, Texas Instruments Incorporated

UCC24612

1. $2 \mu H \times 3.8 \mu H = 1.7 nF$

(b) the snubber resistor R3 can be set to critically dampen the ringing on the circuit equal to 1.

(c) the snubber resistor is applied to the aux winding during the switching transient. The value of the capacitor C3 with the following equation based on the Flyback converter switching at 65 kHz in the example would require a

(d) $\omega = 407 \mu F$

(e) C3 and C4 are just starting points and should be adjusted based on the measurements. More snubber design information can be found in the application.

B

C

Rectifier_Controller

UCC24612-1BVR

REG

VDD

Vs

Vd

Vg

Vb

Vc

Vd

Ve

Vf

Vg

Vh

Vi

Vj

Vk

Vl

Vm

Vn

Vo

Vp

Vq

Wr

Ws

Wt

Wu


Wv

Ww

Wx

Wy

Wz



SR Source

MOSFET

