GigaDevice Semiconductor Inc.

GD32F350xx Arm[®] Cortex[®]-M4 32-bit MCU

Datasheet



Table of Contents

Ta	able c	f Contents	1
Li	st of	Figures	4
Li	st of	Tables	5
1	Gei	neral description	7
2		vice overview	
	2.1	Device information	
	2.2	Block diagram	
	2.3	Pinouts and pin assignment	11
	2.4	Memory map	13
	2.5	Clock tree	15
	2.6	Pin definitions	16
	2.6.	1 GD32F350Rx LQFP64 pin definitions	16
	2.6.2	2 GD32F350Cx LQFP48 pin definitions	20
	2.6.	GD32F350Kx QFN32 pin definitions	23
	2.6.4	4 GD32F350Gx QFN28 pin definitions	26
	2.6.	5 GD32F350xx pin alternate functions	29
3	Fur	nctional description	33
	3.1	Arm® Cortex®-M4 core	33
	3.2	On-chip memory	33
	3.3	Clock, reset and supply management	34
	3.4	Boot modes	34
	3.5	Power saving modes	35
	3.6	Analog to digital converter (ADC)	35
	3.7	Digital to analog converter (DAC)	36
	3.8	DMA	
	3.9	General-purpose inputs/outputs (GPIOs)	
	3.10	Timers and PWM generation	
		-	
	3.11	Real time clock (RTC)	38
	3.12	Inter-integrated circuit (I2C)	38
	3.13	Serial peripheral interface (SPI)	39



	-		cc
	3.14	Universal synchronous asynchronous receiver transmitter (USART)	39
	3.15	Inter-IC sound (I2S)	39
	3.16	HDMI CEC	40
	3.17	Universal serial bus full-speed interface (USBFS)	40
	3.18	Touch sensing interface (TSI)	40
	3.19	Comparators (CMP)	41
	3.20	Debug mode	41
	3.21	Package and operation temperature	41
4	Ele	ectrical characteristics	42
	4.1	Absolute maximum ratings	42
	4.2	Operating conditions characteristics	42
	4.3	Power consumption	44
	4.4	EMC characteristics	50
	4.5	Power supply supervisor characteristics	51
	4.6	Electrical sensitivity	51
	4.7	External clock characteristics	52
	4.8	Internal clock characteristics	54
	4.9	PLL characteristics	56
	4.10	Memory characteristics	56
	4.11	NRST pin characteristics	57
	4.12	GPIO characteristics	57
	4.13	ADC characteristics	59
	4.14	Temperature sensor characteristics	61
	4.15	Comparators characteristics	61
	4.16	DAC characteristics	62
	4.17	I2C characteristics	63
	4.18	SPI characteristics	64
	4.19	I2S characteristics	67
	4.20	USART characteristics	69
	4.21	USBFS characteristics	69
	4.22	TIMER characteristics	70
	4.23	WDGT characteristics	70





	4.24	Parameter conditions	71
5	Pa	ckage information	72
	5.1	LQFP64 package outline dimensions	72
	5.2	LQFP48 package outline dimensions	74
	5.3	QFN32 package outline dimensions	76
	5.4	QFN28 package outline dimensions	78
	5.5	Thermal characteristics	80
6	Ord	dering information	82
7	Re	vision history	83



List of Figures

Figure 2-1. GD32F350xx block diagram	10
Figure 2-2. GD32F350Rx LQFP64 pinouts	11
Figure 2-3. GD32F350Cx LQFP48 pinouts	11
Figure 2-4. GD32F350Kx QFN32 pinouts	12
Figure 2-5. GD32F350Gx QFN28 pinouts	12
Figure 2-6. GD32F350xx clock tree	
Figure 4-1. Recommended power supply decoupling capacitors ⁽¹⁾	43
Figure 4-2. Typical supply current consumption in Run mode	49
Figure 4-3. Typical supply current consumption in Sleep mode	49
Figure 4-4. Recommended external NRST pin circuit ⁽¹⁾	57
Figure 4-5. I/O port AC characteristics definition	59
Figure 4-6. CMP hysteresis	62
Figure 4-7. I2C bus timing diagram	64
Figure 4-8. SPI timing diagram - master mode	65
Figure 4-9. SPI timing diagram - slave mode	66
Figure 4-10. I2S timing diagram - master mode	68
Figure 4-11. I2S timing diagram - slave mode	68
Figure 4-12. USBFS timings: definition of data signal rise and fall time	70
Figure 5-1. LQFP64 package outline	72
Figure 5-2. LQFP64 recommended footprint	73
Figure 5-3. LQFP48 package outline	74
Figure 5-4. LQFP48 recommended footprint	75
Figure 5-5. QFN32 package outline	76
Figure 5-6. QFN32 recommended footprint	77
Figure 5-7. QFN28 package outline	78
Figure 5-8. QFN28 recommended footprint	79



List of Tables

Table 2-1. GD32F350xx devices features and peripheral list	8
Table 2-2. GD32F350xx memory map	
Table 2-3. GD32F350Rx LQFP64 pin definitions	. 16
Table 2-4. GD32F350Cx LQFP48 pin definitions	. 20
Table 2-5. GD32F350Kx QFN32 pin definitions	. 23
Table 2-6. GD32F350Gx QFN28 pin definitions	. 26
Table 2-7. Port A alternate functions summary	. 29
Table 2-8. Port B alternate functions summary	. 30
Table 2-9. Port C alternate functions summary	. 31
Table 2-10. Port D alternate functions summary	. 31
Table 2-11. Port F alternate functions summary	. 32
Table 4-1. Absolute maximum ratings ^{(1) (4)}	. 42
Table 4-2. DC operating conditions	. 42
Table 4-3. Clock frequency ⁽¹⁾	. 43
Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾	
Table 4-5. Start-up timings of Operating conditions ^{(1) (2) (3)}	. 43
Table 4-6. Power saving mode wakeup timings characteristics(1) (2)	. 43
Table 4-7. Power consumption characteristics (2)(3)(4)(5)(6)	. 44
Table 4-8. EMS characteristics ⁽¹⁾	. 50
Table 4-9. EMI characteristics ⁽¹⁾	. 50
Table 4-10. Power supply supervisor characteristics	. 51
Table 4-11. ESD characteristics ⁽¹⁾	
Table 4-12. Static latch-up characteristics (1)	. 52
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	. 52
Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)	. 52
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	. 53
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	. 54
Table 4-17. High speed internal clock (IRC8M) characteristics	. 54
Table 4-18. Low speed internal clock (IRC40K) characteristics	. 54
Table 4-19. High speed internal clock (IRC28M) characteristics	. 55
Table 4-20. High speed internal clock (IRC48M) characteristics	. 55
Table 4-21. PLL characteristics	. 56
Table 4-22. Flash memory characteristics ⁽¹⁾	. 56
Table 4-23. NRST pin characteristics	. 57
Table 4-24. I/O port DC characteristics (1) (3)	. 57
Table 4-25. I/O port AC characteristics (1) (2)	. 58
Table 4-26. ADC characteristics	. 59
Table 4-27. ADC R _{AIN} max for f _{ADC} = 36 MHz ⁽¹⁾	
Table 4-28. ADC dynamic accuracy at f _{ADC} = 14 MHz ⁽¹⁾	. 60
Table 4-29, ADC dynamic accuracy at face = 28 MHz (1)	- 60






Table 4-30. ADC dynamic accuracy at f _{ADC} = 36 MHz ⁽¹⁾	60
Table 4-31. ADC static accuracy at f _{ADC} = 14 MHz ⁽¹⁾	60
Table 4-32. Temperature sensor characteristics (1)	61
Table 4-33. CMP characteristics	61
Table 4-34. DAC characteristics	62
Table 4-35. I2C characteristics (1) (2) (3)	63
Table 4-36. Standard SPI characteristics	64
Table 4-37. I2S characteristics	67
Table 4-38. USART characteristics (1)	69
Table 4-39. USBFS start up time	69
Table 4-40. USBFS DC electrical characteristics	69
Table 4-41. USBFS electrical characteristics (1)	69
Table 4-42. TIMER characteristics (1)	70
Table 4-43. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)	70
Table 4-44. WWDGT min-max timeout value at 54 MHz (f _{PCLK1}) (1)	71
Table 5-1. LQFP64 package dimensions	72
Table 5-2. LQFP48 package dimensions	74
Table 5-3. QFN32 package dimensions	76
Table 5-4. QFN28 package dimensions	
Table 5-5. Package thermal characteristics ⁽¹⁾	80
Table 6-1. Part ordering code for GD32F350xx devices	82
Table 7-1. Revision history	83



1 General description

The GD32F350xx device belongs to the value line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implement a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a powerful trace technology for enhanced application security and advanced debug support.

The GD32F350xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 108 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and up to 16 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, one 12-bit DAC and two comparators, up to five general 16-bit timers, a general 32-bit timer, a basic timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs, two USARTs, an I2S, a HDMI-CEC, a TSI and an USBFS.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range for grade 6 device, and -40 to +105 °C temperature range for grade 7 device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F350xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





2 Device overview

2.1 Device information

Table 2-1. GD32F350xx devices features and peripheral list

Part Number								GD:	32F35	0xx						
		G4	G6	G8	K4	K6	K8	КВ	C4	C6	C8	СВ	R4	R6	R8	RB
	Code area (KB)	16	32	64	16	32	64	64	16	32	64	64	16	32	64	64
Flash	Data area (KB)	0	0	0	0	0	0	64	0	0	0	64	0	0	0	64
	Total (KB)	16	32	64	16	32	64	128	16	32	64	128	16	32	64	128
5	SRAM (KB)	4	6	8	4	6	8	16	4	6	8	16	4	8	16	16
	General timer (32-bit)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	General	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
	timer (16-bit)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)
	Advanced	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Timers	timer (16-bit)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
Tim	Basic timer	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	(16-bit)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)	(5)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	USART	1	2	2	1	2	2	2	1	2	2	2	1	2	2	2
_		1	1	2	1	1	2	2	1	1	2	2	1	1	2	2
tivit	I2C	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0-1)	(0)	(0)	(0-1)	(0-1)	(0)	(0)	(0-1)	(0-1)
Connectivity	SPI/I2S	1/1	1/1	2/1	1/1	1/1	2/1	2/1	1/1	1/1	2/1	2/1	1/1	1/1	2/1	2/1
	USBFS	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	HDMI-CEC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	GPIO	24	24	24	27	27	27	27	39	39	39	39	55	55	55	55
(TSI (Channels)	14	14	14	14	14	14	14	17	17	17	17	18	18	18	18
	CMP	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	EXTI	15	15	15	16	16	16	16	16	16	16	16	16	16	16	16




GD32F350xx Datasheet

	Part Number		GD32F350xx													
			G6	G8	K4	K6	K8	КВ	C4	C6	C8	СВ	R4	R6	R8	RB
	Units	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ADC	Channels (External)	10	10	10	10	10	10	10	10	10	10	10	16	16	16	16
1	Channels (Internal)	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	DAC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Package		QFN28			QFN32			LQFP48				LQFP64				



2.2 Block diagram

Figure 2-1. GD32F350xx block diagram





2.3 Pinouts and pin assignment

Figure 2-2. GD32F350Rx LQFP64 pinouts




Figure 2-3. GD32F350Cx LQFP48 pinouts






Figure 2-4. GD32F350Kx QFN32 pinouts





Figure 2-5. GD32F350Gx QFN28 pinouts





2.4 Memory map

Table 2-2. GD32F350xx memory map

Pre-defined	Dura	Address	Doublessels
Regions	Bus	Address	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex®-M4 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
	AHB1	0x5004 0000 - 0x5FFF FFFF	Reserved
	АПБТ	0x5000 0000 - 0x5003 FFFF	USBFS
		0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4002 4400 - 0x47FF FFFF	Reserved
		0x4002 4000 - 0x4002 43FF	TSI
		0x4002 3400 - 0x4002 3FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
	AHB1	0x4002 2400 - 0x4002 2FFF	Reserved
	AHBT	0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
Peripherals		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0400 - 0x4002 0FFF	Reserved
		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 8000 - 0x4001 FFFF	Reserved
		0x4001 5C00 - 0x4001 7FFF	Reserved
		0x4001 4C00 - 0x4001 5BFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
	ADDO	0x4001 3C00 - 0x4001 3FFF	Reserved
	APB2	0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	Reserved
		0x4001 3000 - 0x4001 33FF	SPI0/I2S0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved



GD32F350xx Datasheet


Pre-defined Regions	Bus	Address	Peripherals
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG + CMP
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	СТС
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	CEC
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6400 - 0x4000 6FFF	Reserved
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
	A D.D.4	0x4000 4800 - 0x4000 53FF	Reserved
	APB1	0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	Reserved
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1400 - 0x4000 1FFF	Reserved
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0800 - 0x4000 0FFF	Reserved
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
SRAM		0x2000 4000 - 0x3FFF FFFF	Reserved
GIVAIVI		0x2000 0000 - 0x2000 3FFF	SRAM
		0x1FFF FC00 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF FBFF	Option bytes
Code		0x1FFF EC00 - 0x1FFF F7FF	System memory
Code		0x0810 0000 - 0x1FFF EBFF	Reserved
		0x0800 0000 - 0x0801 FFFF	Main Flash memory
		0x0010 0000 - 0x07FF FFFF	Reserved



Pre-defined Regions	Bus	Address	Peripherals
		0x0000 0000 - 0x000F FFFF	Aliased to Flash or system memory

2.5 Clock tree

Figure 2-6. GD32F350xx clock tree



Note:

If the APB prescaler is 1, the timer clock frequencies are set to AHB frequency divide by 1. Otherwise, they are set to the AHB frequency divide by half of APB prescaler.

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators




IRC40K: Internal 40K RC oscillator IRC48M: Internal 48M RC oscillators IRC28M: Internal 28M RC oscillators

2.6 Pin definitions

2.6.1 GD32F350Rx LQFP64 pin definitions

Table 2-3. GD32F350Rx LQFP64 pin definitions

		Pin	1/0	definitions				
Pin Name	Pins Type ⁽¹⁾ Level ⁽²⁾			Functions description				
	_		Leven	D () (
VBAT	1	Р		Default: V _{BAT}				
PC13-				Default: PC13				
TAMPER-	2	I/O		Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1				
RTC								
PC14-	3	I/O		Default: PC14				
OSC32IN	0	1/0		Additional: OSC32IN				
PC15-	4	I/O		Default: PC15				
OSC32OUT	4	1/0		Additional: OSC32OUT				
				Default: PF0				
PF0-OSCIN	5	I/O	5VT	Alternate: CTC_SYNC				
				Additional: OSCIN				
PF1-	6	1/0	5VT	Default: PF1				
OSCOUT	6	I/O	571	Additional: OSCOUT				
NRST	7	I/O		Default: NRST				
				Default: PC0				
PC0	8	I/O		Alternate: EVENTOUT				
				Additional: ADC_IN10				
				Default: PC1				
PC1	9	I/O		Alternate: EVENTOUT				
				Additional: ADC_IN11				
				Default: PC2				
PC2	10	I/O		Alternate: EVENTOUT				
				Additional: ADC_IN12				
				Default: PC3				
PC3	11	I/O		Alternate: EVENTOUT				
				Additional: ADC_IN13				
Vssa	12	Р		Default: Vssa				
V_{DDA}	13	Р		Default: V _{DDA}				
				Default: PA0				
				Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,				
PA0-WKUP	14	I/O		TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL ⁽⁵⁾				
				Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1,				
				WKUP0				
	<u> </u>	I	L					






			GD321 330XX Datasneet
Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
15	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1, CMP0_IP
16	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6
17	I/O		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3, CMP1_IP
18	I/O	5VT	Default: PF4 Alternate: EVENTOUT
19	I/O	5VT	Default: PF5 Alternate: EVENTOUT
20	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT
21	I/O		Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5
22	I/O		Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6
23	I/O		Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7
24	I/O		Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14
25	I/O		Default: PC5 Alternate: TSI_G2_IO0 Additional: ADC_IN15, WKUP4
26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT
	15 16 17 18 19 20 21 22 23 24 25	Pins Type(1) 15 I/O 16 I/O 17 I/O 18 I/O 19 I/O 21 I/O 22 I/O 23 I/O 24 I/O 25 I/O	Pins Type(1) Level(2) 15 I/O 16 I/O 17 I/O 18 I/O 19 I/O 20 I/O 21 I/O 22 I/O 23 I/O 24 I/O 25 I/O



				GD321 330XX Datastiee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC_IN8
				Default: PB1
PB1	27	I/O		Alternate: TIMER2_CH3, TIMER13_CH0,
1 51	21	"0		TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾
				Additional: ADC_IN9
PB2	28	I/O	5VT	Default: PB2
		., 0		Alternate: TSI_G2_IO3
				Default: PB10
PB10	29	I/O	5VT	Alternate: I2C0_SCL ⁽³⁾ ,I2C1_SCL ⁽⁵⁾ , CEC,
				TIMER1_CH2, TSITG, SPI1_IO2 ⁽⁵⁾
DD44	20	1/0	5VT	Default: PB11 Alternate: I2C0_SDA ⁽³⁾ ,I2C1_SDA ⁽⁵⁾ , TIMER1_CH3,
PB11	30	I/O	501	TSI_G5_IO0, EVENTOUT, SPI1_IO3 ⁽⁵⁾
Vss	31	Р		Default: Vss
		P		Default: V _{DD}
V _{DD}	32	Г		Default: PB12
DD40	20	1/0	EV.T	Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMERO_BKIN,
PB12	33	I/O	5VT	TSI_G5_IO1, I2C1_SMBA ⁽⁵⁾ , EVENTOUT
				Default: PB13
DD40	24	1/0	EV.T	Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ ,
PB13	34	I/O	5VT	TIMERO_CHO_ON, TSI_G5_IO2
				Default: PB14
PB14	35	I/O	5VT	Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ ,
1 1 1 1 4	33	1/0	371	TIMERO_CH1_ON, TIMER14_CH0, TSI_G5_IO3
				Default: PB15
				Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ ,
PB15	36	I/O	5VT	TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1
				Additional: RTC_REFIN, WKUP6
				Default: PC6
PC6	37	I/O	5VT	Alternate: TIMER2_CH0, I2S0_MCK
			_,	Default: PC7
PC7	38	I/O	5VT	Alternate: TIMER2_CH1
DCo	20	I/O	5VT	Default: PC8
PC8	39	1/0	371	Alternate: TIMER2_CH2
PC9	40	I/O	5VT	Default: PC9
. 55		,,,	J.,	Alternate: TIMER2_CH3
B.4.6			E. (=	Default: PA8
PA8	41	I/O	5VT	Alternate: USARTO_CK, TIMERO_CHO, CK_OUT,
				USART1_TX ⁽⁴⁾ , EVENTOUT,USBFS_SOF,CTC_SYNC
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN,
I AS	44	",0	371	TSI_G3_IO0, I2C0_SCL,USBFS_VBUS
				Default: PA10
PA10	43	I/O	5VT	Alternate: USARTO_RX, TIMERO_CH2, TIMER16_BKIN,
77.10	70	"	3 7 1	TSI_G3_IO1, I2C0_SDA, USBFS_ID





		Diss	1/0	OBOZI OSOXX Batasiice
Pin Name	Pins	Pin	I/O Level ⁽²⁾	Functions description
		Type ⁽¹⁾	Level	Default: PA11
				Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT,
PA11	44	I/O	5VT	TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾
				Additional: USBFS_DM
				Default: PA12
				Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT,
PA12	45	I/O	5VT	TSI_G3_IO3, EVENTOUT, SPI1_IO3(5)
				Additional: USBFS_DP
DA42	46	1/0	E\/T	Default: PA13
PA13	46	I/O	5VT	Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)
PF6	47	I/O	5VT	Default: PF6
110	41	1/0	371	Alternate: I2C0_SCL ⁽³⁾ , I2C1_SCL ⁽⁵⁾
PF7	48	I/O	5VT	Default: PF7
		.,, 0	011	Alternate: I2C0_SDA ⁽³⁾ , I2C1_SDA ⁽⁵⁾
				Default: PA14
PA14	49	I/O	5VT	Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
				SPI1_MOSI ⁽⁵⁾
				Default: PA15
PA15	50	I/O	5VT	Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI,
				SPI1_NSS ⁽⁵⁾ , EVENTOUT
PC10	51	I/O	5VT	Default: PC10
PC11	52	I/O	5VT	Default: PC11
PC12	53	I/O	5VT	Default: PC12
1012	- 33	1/0	371	Default: PD2
PD2	54	I/O	5VT	Alternate: TIMER2_ETI
				Default: PB3
PB3	55	I/O	5VT	Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1,
				TSI_G4_IO0, EVENTOUT
				Default: PB4
PB4	56	I/O	5VT	Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0,
				TSI_G4_IO1, EVENTOUT
				Default: PB5
PB5	57	I/O	5VT	Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA,
1 20	07	.,,	0 1	TIMER15_BKIN, TIMER2_CH1
				Additional:WKUP5
		.,,-	_, _	Default: PB6
PB6	58	I/O	5VT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,
				TSI_G4_IO2
DD7	5 0	I/O	5VT	Default: PB7
PB7	59	1/0	301	Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T SI_G4_IO3
BOOT0	60	ı		Default: BOOT0
DO010	- 00	'		Default: PB8
PB8	61	I/O	5VT	Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG
		l .	1	/ Morriago. 1200_00L, OLO, TIMENTO_0110, TOTIG



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB9	62	I/O	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, I2S0_MCK
V _{SS}	63	Р		Default: V _{SS}
V_{DD}	64	Р		Default: V _{DD}


Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350R4 devices only.
- (4) Functions are available on GD32F350RB/8/6 devices.
- (5) Functions are available on GD32F350RB/8 devices.

2.6.2 GD32F350Cx LQFP48 pin definitions


Table 2-4. GD32F350Cx LQFP48 pin definitions

Table 2-4. OD321 3300X EQ1				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{BAT}	1	Р		Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	2	I/O		Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
RTC				
PC14-	3	I/O		Default: PC14
OSC32IN				Additional: OSC32IN
PC15-	4	I/O		Default: PC15
OSC32OUT	'	., 0		Additional: OSC32OUT
				Default: PF0
PF0-OSCIN	5	I/O	5VT	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-	6	I/O	5VT	Default: PF1
OSCOUT	0	1/0	371	Additional: OSCOUT
NRST	7	I/O		Default: NRST
Vssa	8	Р		Default: V _{SSA}
V_{DDA}	9	Р		Default: V _{DDA}
				Default: PA0
				Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,
PA0-WKUP	10	I/O		TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0,
				I2C1_SCL ⁽⁵⁾
				Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0
				Default: PA1
PA1	11	I/O		Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ ,
I AI	11	1/0		TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT
				Additional: ADC_IN1, CMP0_IP





				GD32F330XX Datasrieet
Pin Name	Pins	Pin	I/O	Functions description
1 III I I I III	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i diodolio decemplion
				Default: PA2
PA2	12	I/O		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2,
1712	12	., 0		TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2
				Additional: ADC_IN2, CMP1_IM6
				Default: PA3
PA3	13	I/O		Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,
17.0		.,, 0		TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3
				Additional: ADC_IN3, CMP1_IP
				Default: PA4
				Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ ,
PA4	14	I/O		USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0,
				SPI1_NSS ⁽⁵⁾
				Additional: ADC_IN4, CMP0_IM4, CMP1_IM4,
				DAC0_OUT
				Default: PA5
PA5	15	I/O		Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0,
				TIMER1_ETI, TSI_G1_IO1
				Additional: ADC_IN5, CMP0_IM5, CMP1_IM5
				Default: PA6
				Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
PA6	16	I/O		TIMER0_BKIN, TIMER15_CH0, CMP0_OUT,
			TSI_G1_IO2, EVENTOUT	
				Additional: ADC_IN6
				Default: PA7
				Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,
PA7	17	I/O		TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,
				CMP1_OUT, TSI_G1_IO3, EVENTOUT
				Additional: ADC_IN7
				Default: PB0
PB0	18	I/O		Alternate: TIMER2_CH2, TIMER0_CH1_ON,
				TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT
				Additional: ADC_IN8
				Default: PB1
PB1	19	I/O		Alternate: TIMER2_CH3, TIMER13_CH0,
				TIMERO_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾
				Additional: ADC_IN9
PB2	20	I/O	5VT	Default: PB2
				Alternate: TSI_G2_IO3
DD40	04	1/0	EV.T	Default: PB10
PB10	21	I/O	5VT	Alternate: I2C0_SCL ⁽³⁾ ,I2C1_SCL ⁽⁵⁾ , CEC, TIMER1_CH2,
				TSITG, SPI1_IO2 ⁽⁵⁾ Default: PB11
DD44	22	1/0	E\ /T	
PB11	22	I/O	5VT	Alternate: I2C0_SDA ⁽³⁾ ,I2C1_SDA ⁽⁵⁾ , TIMER1_CH3,
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	60	-		TSI_G5_IO0, EVENTOUT, SPI1_IO3 ⁽⁵⁾
Vss	23	P		Default: Vss
V_{DD}	24	Р		Default: V _{DD}





				GD321 330XX Datastieet
Pin Name	Pins	Pin	I/O	Functions description
1 III IVallic	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i dilodono decemplion
				Default: PB12
PB12	25	I/O	5VT	Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BKIN,
				TSI_G5_IO1, I2C1_SMBA ⁽⁵⁾ , EVENTOUT
				Default: PB13
PB13	26	I/O	5VT	Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , TIMER0_CH0_ON,
				TSI_G5_IO2
				Default: PB14
PB14	27	I/O	5VT	Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ ,
				TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3
				Default: PB15
				Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ ,
PB15	28	I/O	5VT	TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1
				Additional: RTC_REFIN, WKUP6
				Default: PA8
PA8	29	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT,
		., 0		USART1_TX ⁽⁴⁾ , EVENTOUT,USBFS_SOF,CTC_SYNC
				Default: PA9
PA9	30	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN,
				TSI_G3_IO0, I2C0_SCL,USBFS_VBUS
				Default: PA10
PA10	31	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,
				TSI_G3_IO1, I2C0_SDA, USBFS_ID
				Default: PA11
				Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT,
PA11	32	I/O	5VT	TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾
				Additional: USBFS_DM
				Default: PA12
DA40	20	1/0	C) /T	Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT,
PA12	33	I/O	5VT	TSI_G3_IO3, EVENTOUT, SPI1_IO3 ⁽⁵⁾
				Additional: USBFS_DP
PA13	34	I/O	5VT	Default: PA13
1 7 10		1/0	3 7 1	Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
PF6	35	I/O	5VT	Default: PF6
110		.,,		Alternate: I2C0_SCL ⁽³⁾ , I2C1_SCL ⁽⁵⁾
PF7	36	I/O	5VT	Default: PF7
		., 0		Alternate: I2C0_SDA ⁽³⁾ , I2C1_SDA ⁽⁵⁾
			5VT	Default: PA14
PA14	37	I/O		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
				SPI1_MOSI ⁽⁵⁾
				Default: PA15
PA15	38	I/O	5VT	Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ ,
				USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI,
				SPI1_NSS ⁽⁵⁾ , EVENTOUT Default: PB3
PB3	39	I/O	5VT	
		<u> </u>		Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1,



				ODOZI OOOM Dataonoot
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TSI_G4_IO0, EVENTOUT
				Default: PB4
PB4	40	I/O	5VT	Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0,
				TSI_G4_IO1, EVENTOUT
				Default: PB5
PB5	41	I/O	5VT	Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA,
FBS	41	1/0	301	TIMER15_BKIN, TIMER2_CH1
				Additional:WKUP5
				Default: PB6
PB6	42	I/O	5VT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,
				TSI_G4_IO2
				Default: PB7
PB7	43	I/O	5VT	Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T
				SI_G4_IO3
воото	44	I		Default: BOOT0
PB8	45	I/O	5VT	Default: PB8
ГВО	45	1/0	371	Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG
				Default: PB9
PB9	46	I/O	5VT	Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0,
				EVENTOUT, I2S0_MCK
Vss	47	Р		Default: Vss
V _{DD}	48	Р		Default: V _{DD}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350C4 devices only.
- (4) Functions are available on GD32F350CB/8/6 devices.
- (5) Functions are available on GD32F350CB/8 devices.

2.6.3 GD32F350Kx QFN32 pin definitions


Table 2-5. GD32F350Kx QFN32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PF0
PF0-OSCIN	2	I/O	_	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-	•		5VT	Default: PF1
OSCOUT	3	I/O		Additional: OSCOUT
NRST	4	I/O		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
	0	1/0		Default: PA0
PA0-WKUP	6	I/O		Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,





_					GD32F330XX DataSHEEt
	Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
					TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0,
					I2C1_SCL ⁽⁵⁾
					Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0
					Default: PA1
	PA1	7	I/O		Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ ,
	171	,	1/0		TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT
					Additional: ADC_IN1, CMP0_IP
					Default: PA2
	PA2	8	I/O		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2,
			,, -		TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2
					Additional: ADC_IN2, CMP1_IM6
					Default: PA3
	PA3	9	I/O		Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,
		-			TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3
					Additional: ADC_IN3, CMP1_IP
					Default: PA4
					Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ ,
	PA4	10	I/O		USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0,
					SPI1_NSS ⁽⁵⁾
					Additional: ADC_IN4, CMP0_IM4, CMP1_IM4,
					DACO_OUT
					Default: PA5
	PA5	11	I/O		Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0,
					TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5
ŀ					Default: PA6
					Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
	PA6	12	I/O		TIMER0_BKIN, TIMER15_CH0, CMP0_OUT,
	FAO	12	1/0		TSI_G1_IO2, EVENTOUT
					Additional: ADC_IN6
ŀ					Default: PA7
					Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,
	PA7	13	I/O		TIMER13 CH0, TIMER0 CH0 ON, TIMER16 CH0,
	1 7 (1	10	.,,		CMP1_OUT, TSI_G1_IO3, EVENTOUT
					Additional: ADC_IN7
ŀ					Default: PB0
					Alternate: TIMER2_CH2, TIMER0_CH1_ON,
	PB0	14	I/O		TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT
					Additional: ADC_IN8
İ					Default: PB1
					Alternate: TIMER2_CH3, TIMER13_CH0,
	PB1	15	I/O		TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾
					Additional: ADC_IN9
	DDO	40	1/0	E\	Default: PB2
	PB2	16	I/O	5VT	Alternate: TSI_G2_IO3
	V_{DD}	17	Р		Default: V _{DD}
		_		_	





		Pin	I/O	GBGZI GGGAA Batasiicet
Pin Name	Pins		Level ⁽²⁾	Functions description
		Type ⁽¹⁾	Leven	Default: PA8
PA8	10	I/O	5VT	
PAO	18	1/0	571	Alternate: USART0_CK, TIMER0_CH0, CK_OUT,
				USART1_TX ⁽⁴⁾ , EVENTOUT,USBFS_SOF,CTC_SYNC
DAG	40	1/0	5) /T	Default: PA9
PA9	19	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN,
				TSI_G3_IO0, I2C0_SCL,USBFS_VBUS
			_, _	Default: PA10
PA10	20	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,
				TSI_G3_IO1, I2C0_SDA, USBFS_ID
				Default: PA11
PA11	21	I/O	5VT	Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT,
		., 0		TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾
				Additional: USBFS_DM
				Default: PA12
PA12	22	I/O	5VT	Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT,
		., 0		TSI_G3_IO3, EVENTOUT, SPI1_IO3 ⁽⁵⁾
				Additional: USBFS_DP
PA13	23	I/O	5VT	Default: PA13
		., 0		Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾
				Default: PA14
PA14	24	I/O	5VT	Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
				SPI1_MOSI ⁽⁵⁾
				Default: PA15
PA15	25	I/O	5VT	Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ ,
				USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI,
				SPI1_NSS ⁽⁵⁾ , EVENTOUT
				Default: PB3
PB3	26	I/O	5VT	Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1,
				TSI_G4_IO0, EVENTOUT
				Default: PB4
PB4	27	I/O	5VT	Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0,
				TSI_G4_IO1, EVENTOUT
				Default: PB5
PB5	28	I/O	5VT	Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA,
				TIMER15_BKIN, TIMER2_CH1
				Additional:WKUP5
DDC	00	1/0	F\	Default: PB6
PB6	29	I/O	5VT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,
				TSI_G4_IO2
DD7	00	1/0	F\	Default: PB7
PB7	30	I/O	5VT	Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T
DOOTS	0.4			SI_G4_I03
BOOT0	31	I		Default: BOOT0
PB8	32	I/O	5VT	Default: PB8
				Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD}	1	Р		Default: V _{DD}


Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350K4 devices only.
- (4) Functions are available on GD32F350K8/6 devices.
- (5) Functions are available on GD32F350K8 devices.

2.6.4 GD32F350Gx QFN28 pin definitions

Table 2-6. GD32F350Gx QFN28 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PF0
PF0-OSCIN	2	I/O	5VT	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-	2	1/0	5VT	Default: PF1
OSCOUT	3	I/O	371	Additional: OSCOUT
NRST	4	I/O		Default: NRST
V _{DDA}	5	Р		Default: V _{DDA}
				Default: PA0
				Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,
PA0-WKUP	6	I/O		TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0,
				I2C1_SCL ⁽⁵⁾
				Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0
				Default: PA1
PA1	7	I/O		Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ ,
PAI /		1/0		TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT
				Additional: ADC_IN1, CMP0_IP
				Default: PA2
PA2	8	I/O		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2,
17.2	Ü			TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2
				Additional: ADC_IN2, CMP1_IM6
				Default: PA3
PA3	9	I/O		Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,
	Ŭ			TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3
				Additional: ADC_IN3, CMP1_IP
				Default: PA4
				Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ ,
PA4	10	I/O		USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0,
				SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4, CMP0_IM4, CMP1_IM4,
				DACO_OUT
DAE	11	1/0		Default: PA5
PA5	11	I/O		Delault. FAS





		Dia	1/0	SBOZI GOGAA Batasileet				
Pin Name	Pins	Pin	1/0	Functions description				
		Type ⁽¹⁾	Level ⁽²⁾	AL				
				Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0,				
				TIMER1_ETI, TSI_G1_IO1				
				Additional: ADC_IN5, CMP0_IM5, CMP1_IM5				
				Default: PA6				
				Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,				
PA6	12	I/O		TIMER0_BKIN, TIMER15_CH0, CMP0_OUT,				
				TSI_G1_IO2, EVENTOUT				
				Additional: ADC_IN6				
				Default: PA7				
D 4 7	40	1/0		Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,				
PA7	13	I/O		TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,				
				CMP1_OUT, TSI_G1_IO3, EVENTOUT				
				Additional: ADC_IN7				
				Default: PB0				
PB0	14	I/O		Alternate: TIMER2_CH2, TIMER0_CH1_ON,				
				TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC IN8				
				_				
				Default: PB1				
PB1	15	I/O		Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾				
				Additional: ADC_IN9				
\/	16	Р		Default: VDD				
V _{DD}	16	Р		Default: PA9				
DAG	17	1/0	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN,				
PA9	17	I/O	371	TSI_G3_IO0, I2C0_SCL,USBFS_VBUS				
				Default: PA10				
DA40	40	1/0	5) /T	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,				
PA10	18	I/O	5VT	TSI_G3_IO1, I2C0_SDA, USBFS_ID				
				Default: PA11				
PA11	19	I/O	5VT	Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT,				
				TSI_G3_IO2, EVENTOUT, SPI1_IO2 ⁽⁵⁾				
				Additional: USBFS_DM				
				Default: PA12				
PA12	20	I/O	5VT	Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT, SPI1_IO3 ⁽⁵⁾				
				Additional: USBFS_DP				
				Default: PA13				
PA13	21	I/O	5VT					
				Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ Default: PA14				
PA14	22	I/O	5VT	Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,				
FA14	22	1/0	371	SPI1_MOSI ⁽⁵⁾				
				Default: PA15				
				Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ ,				
PA15	23	I/O	5VT	USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI,				
				SPI1_NSS ⁽⁵⁾ , EVENTOUT				
				OFTI_NOO", EVENTOUT				



GD32F350xx Datasheet

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				Default: PB3		
PB3	PB3 24 I/O		5VT	Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1,		
				TSI_G4_IO0, EVENTOUT		
				Default: PB4		
PB4	25	I/O	5VT	Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0,		
				TSI_G4_IO1, EVENTOUT		
	PB5 26 I/O 5VT			Default: PB5		
DDC			EV.T	Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA,		
PB5			501	TIMER15_BKIN, TIMER2_CH1		
				Additional:WKUP5		
				Default: PB6		
PB6	27	I/O	5VT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON,		
				TSI_G4_IO2		
				Default: PB7		
PB7	28	I/O	5VT	Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,T		
				SI_G4_IO3		
воото	1	1		Default: BOOT0		

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F350G4 devices only.
- (4) Functions are available on GD32F350G8/6 devices.
- (5) Functions are available on GD32F350G8 devices



2.6.5 GD32F350xx pin alternate functions

Table 2-7. Port A alternate functions summary

Table	Table 2-7. Port A alternate functions summary									
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7		
DAG		USART0_CTS ⁽¹⁾	TIMER1_CH0,	TSI_G0	I2C1_SCL(CMP0		
PA0		USART1_CTS(2)	TIMER1_ETI	_IO0	3)			_OUT		
PA1	EVENTOU T	USART0_RTS ⁽¹⁾ USART1_RTS ⁽²⁾	TIMER1 CH1	TSI_G0 _IO1	I2C1_SDA ⁽					
PA2	TIMER14_ CH0	USART0_TX ⁽¹⁾ USART1_TX ⁽²⁾	TIMER1_CH2	TSI_G0 _IO2				CMP1 _OUT		
PA3	TIMER14_ CH1	USART0_RX ⁽¹⁾ USART1_RX ⁽²⁾	TIMER1_CH3	TSI_G0 _IO3						
PA4	SPI0_NSS / I2S0_WS	USARTO_CK ⁽¹⁾ USART1_CK ⁽²⁾		TSI_G1 _IO0	TIMER13_ CH0		SPI1_N SS ⁽³⁾			
PA5	SPI0_SCK / I2S0_CK	CEC	TIMER1_CH0, TIMER1_ETI	TSI_G1 _IO1						
PA6	SPI0_MIS O/I2S0_M CK	TIMER2_CH0	TIMER0_BKIN	TSI_G1 _IO2		TIMER15 _CH0	EVENT OUT	CMP0 _OUT		
PA7	SPI0_MOS // I2S0_SD	TIMER2_CH1	TIMER0_CH0 _ON	TSI_G1 _IO3	TIMER13_ CH0	TIMER16 _CH0	EVENT OUT	CMP1 _OUT		
PA8	CK_OUT	USARTO_CK	TIMER0_CH0	EVENT OUT	USART1_T X ⁽²⁾	USBFS_ SOF	CTC_S YNC			
PA9	TIMER14_ BKIN	USART0_TX	TIMER0_CH1	TSI_G3 _IO0	I2C0_SCL	USBFS_ VBUS				
PA10	TIMER16_ BKIN	USART0_RX	TIMER0_CH2	TSI_G3 _IO1	I2C0_SDA	USBFS_I D				
PA11	EVENTOU T	USARTO_CTS	TIMER0_CH3	TSI_G3 _IO2			SPI1_I O2 ⁽³⁾	CMP0 _OUT		
PA12	EVENTOU T	USART0_RTS	TIMER0_ETI	TSI_G3 _IO3			SPI1_I O3 ⁽³⁾	CMP1 _OUT		
PA13	SWDIO	IFRP_OUT					SPI1_M ISO ⁽³⁾			
PA14	SWCLK	USART0_TX ⁽¹⁾ USART1_TX ⁽²⁾					SPI1_M OSI ⁽³⁾			
PA15	SPI0_NSS / I2S0_WS	USARTO_RX ⁽¹⁾ USART1_RX ⁽²⁾	TIMER1_CH0, TIMER1_ETI	EVENT OUT			SPI1_N SS ⁽³⁾			



Table 2-8. Port B alternate functions summary

	Table 2-8. Port B alternate functions summary									
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6			
PB0	EVENTOUT	TIMER2_CH2	TIMER0_CH1 _ON	TSI_G2_IO1	USART1_ RX					
PB1	TIMER13_C H0	TIMER2_CH3	TIMER0_CH2 _ON	TSI_G2_IO2			SPI1_S CK ⁽³⁾			
PB2				TSI_G2_IO3						
PB3	SPI0_SCK / I2S0_CK	EVENTOUT	TIMER1_CH1	TSI_G4_IO0						
PB4	SPI0_MISO / I2S0_MCK	TIMER2_CH0	EVENTOUT	TSI_G4_IO1						
PB5	SPI0_MOSI / I2S0_SD	TIMER2_CH1	TIMER15_BKI N	I2C0_SMBA						
PB6	USART0_TX	I2C0_SCL	TIMER15_CH 0_ON	TSI_G4_IO2						
PB7	USARTO_R X	I2C0_SDA	TIMER16_CH 0_ON	TSI_G4_IO3						
PB8	CEC	I2C0_SCL	TIMER15_CH 0	TSITG						
PB9	IFRP_OUT	I2C0_SDA	TIMER16_CH 0	EVENTOUT		I2S0_M CK				
PB10	CEC	I2C0_SCL ^{(1),} I2C1_SCL ⁽³⁾	TIMER1_CH2	TSITG			SPI1_IO 2 ⁽³⁾			
PB11	EVENTOUT	I2C0_SDA ^{(1),} I2C1_SDA ⁽³⁾	TIMER1_CH3	TSI_G5_IO0			SPI1_IO 3 ⁽³⁾			
PB12	SPI0_NSS ⁽¹⁾ SPI1_NSS ⁽³⁾	EVENTOUT	TIMER0_BKIN	TSI_G5_IO1	I2C1_SMB A ⁽³⁾					
PB13	SPI0_SCK ⁽¹⁾ SPI1_SCK ⁽³⁾		TIMER0_CH0 _ON	TSI_G5_IO2						
PB14	SPI0_MISO(1) SPI1_MISO(3)	TIMER14_CH 0	TIMER0_CH1 _ON	TSI_G5_IO3						
PB15	SPI0_MOSI(1) SPI1_MOSI(3)	TIMER14_CH 1	TIMER0_CH2 _ON	TIMER14_CH0 _ON						



Table 2-9. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PC0	EVENTOUT						
PC1	EVENTOUT						
PC2	EVENTOUT						
PC3	EVENTOUT						
PC4	EVENTOUT						
PC5	TSI_G2_IO0						
PC6	TIMER2_CH0		I2S0_MCK				
PC7	TIMER2_CH1						
PC8	TIMER2_CH2						
PC9	TIMER2_CH3						
PC10							
PC11							
PC12							
PC13							
PC14							
PC15							

Table 2-10. Port D alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PD0							
PD1							
PD2	TIMER2_ETI						
PD3							
PD4							
PD5							
PD6							
PD7							
PD8							
PD9							
PD10							
PD11							
PD12							
PD13		_					
PD14		_					
PD15							



Table 2-11. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PF0	CTC_SYNC						
PF1							
PF2							
PF3							
PF4	EVENTOUT						
PF5	EVENTOUT						
DEC	I2C0_SCL ⁽¹⁾						
PF6	I2C1_SCL(3)						
PF7	I2C0_SDA ⁽¹⁾						
PF7	I2C1_SDA ⁽³⁾						
PF8							
PF9							
PF10							
PF11							
PF12							
PF13							
PF14							
PF15							

Notes:

- (1) Functions are available on GD32F350x4 devices only.
- (2) Functions are available on GD32F350xB/8/6 devices.
- (3) Functions are available on GD32F350xB/8 devices.



3 Functional description

3.1 Arm® Cortex®-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core:

- Up to 108 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire Debug Port (SW-DP)
- Trace Port Interface Unit (TPIU)

3.2 On-chip memory

- Up to 128 Kbytes of Flash memory
- The region of the MCU executing instructions without waiting time is up to 64K bytes (in case that Flash size equal to 16K, 32K or 64K, all memory is no waiting time). A long delay when CPU fetches the instructions out of the range.
- Up to 16 Kbytes of SRAM with hardware parity checking

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and there is



no waiting time within code Flash area when CPU executes instructions. <u>Table 2-2.</u> <u>GD32F350xx memory map</u> shows the memory map of the GD32F350xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

3.3 Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 28 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 108 MHz/54 MHz. See *Figure 2-6. GD32F350xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in



the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA14 and PA15).

3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC tamper and timestamp, CMP0/CMP1 output, LVD output, USART wakeup, CEC wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.86 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 2.86 MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for battery voltage (V_{BAT}). The input voltage range is between V_{SSA} and V_{DDA}. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support



more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timer (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7 Digital to analog converter (DAC)

- 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8 DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC and I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9 General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F350xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility



on the package pins. Each of the GPIO pins can be configured by software as output (push-pull open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10 Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1), five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16), and one 16-bit basic timer (TIMER5)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5, is mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F350xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It



can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11 Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 0.954 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.12 Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100 KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.



3.13 Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 27 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14 Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 6.75 MB/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.15 Inter-IC sound (I2S)

- One I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI0
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F350xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI0. The audio sampling frequency from 8 KHz to 192 KHz is supported with less than 0.5% accuracy error.



3.16 HDMI CEC

■ Hardware support Consumer Electronics Control (CEC) protocol (HDMI standard rev1.4)

The CEC protocol provides high-level control functions between the audiovisual products linked with HDMI cables. GD32F350xx contain a HDMI-CEC controller which has an independent clock domain and can wake up the MCU from deep-sleep mode on data reception.

3.17 Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator (IRC48M) support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) or by the internal 48 MHz oscillator (IRC48M) in automatic trimming mode that allows crystal-less operation.

3.18 Touch sensing interface (TSI)

- Charge transfer sequence fully controlled by hardware
- 6 fully parallel groups implemented
- 18 IOs configurable for capacitive sensing Channel Pins and 6 for Sample Pins
- Configurable transfer sequence frequency
- Able to implement the user specific charge transfer sequences
- Sequence end and error flags / configurable interrupts
- Spread spectrum function implemented

Capacitive sensing technology can be used for the detection of a finger (or any conductive object) presence near an electrode. The capacitive variation of the electrode introduced by the finger can be measured by charging and detecting the voltage across the sampling capacitor. GD32F350xx contain a hardware touch sensing interface (TSI) and only requires few external components to operate. The sensing channels are distributed over 6 analog I/O groups including: Group0 (PA0 ~ PA3), Group1 (PA4 ~ PA7), Group2 (PC5, PB0 ~ PB2),



Group3 (PA9 ~ PA12), Group4 (PB3, PB4, PB6, PB7) and Group5 (PB11 ~ PB14),

3.19 Comparators (CMP)

- Two fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal, external I/O or DAC output pin)

Two Comparators (CMP) are implemented within the devices. Both comparators can wake up from deep-sleep mode to generate interrupts and breaks for the timers and also can be combined as a window comparator. The internal voltage reference is also connected to ADC_IN17 input channel of the ADC.

3.20 Debug mode

■ Serial wire debug port (SW-DP)

Debug capabilities can be accessed by a debug tool via serial wire.

3.21 Package and operation temperature

- LQFP64 (GD32F350Rx), LQFP48 (GD32F350Cx), QFN32 (GD32F350Kx) and QFN28 (GD32F350Gx)
- Operation temperature range: -40 to +85 °C for grade 6 device (industrial level), and -40 to +105 °C for grade 7 device (industrial level)



4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1) (4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range(2)	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
Vin	Input voltage on 5V tolerant pin ⁽³⁾	V _{SS} - 0.3	$V_{DD} + 3.6$	V
VIN	Input voltage on other I/O	V _{SS} - 0.3	3.6	V
$ \Delta V_{DDx} $	Variations between different VDD power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pin	_	±25	mA
т.	Operating temperature range for grade 6 device	-40	+85	°C
T _A	Operating temperature range for grade 7 device	-40	+105	C
	Power dissipation at T _A = 85°C of LQFP64 ⁽⁵⁾	_	647	
	Power dissipation at T _A = 85°C of LQFP48 ⁽⁵⁾	_	621	
, D	Power dissipation at T _A = 85°C of QFN32 ⁽⁵⁾	_	825	mW
P _D	Power dissipation at T _A = 85°C of QFN28 ⁽⁵⁾	_	605	IIIVV
	Power dissipation at T _A = 105°C of LQFP48 ⁽⁵⁾	_	311	
	Power dissipation at T _A = 105°C of QFN32 ⁽⁵⁾		412	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature		125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2 Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	_	2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 5.5 V.

⁽⁴⁾ It is recommended that VDD and VDDA are powered by the same source. The maximum difference between VDD and VDDA does not exceed 300 mV during power-up and operation.


⁽⁵⁾ For grade 6 devices, the parameter of $T_A=85^{\circ}C$, For grade 7 devices, the parameter of $T_A=105^{\circ}C$.



V_{BAT}	Battery supply voltage	_	1.8(2)	_	3.6	V
-----------	------------------------	---	--------	---	-----	---

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-1. Recommended power supply decoupling capacitors(1)



(1) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK1}	AHB1 clock frequency	_	0	108	MHz
f _{HCLK2}	AHB2 clock frequency	_	0	108	MHz
f _{APB1}	APB1 clock frequency	_	0	54	MHz
f _{APB2}	APB2 clock frequency		0	54	MHz

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down(1)

Symbol	Symbol Parameter Conditions		Min	Max	Unit
4	V _{DD} rise time rate		0	8	us /V
t∨DD	V_{DD} fall time rate		20	8	μ5 / ν

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
4	Start-up time	Clock source from HXTAL	33.2	ma
t start-up	Start-up time	Clock source from IRC8M	31.8	ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

⁽²⁾ In the application which V_{BAT} supply the backup domains, if the V_{BAT} voltage drops below the minimum value, when V_{DD} is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.

²⁾ After power-up, the start-up time is the time between the rising edge of NRST high and the main function.

⁽³⁾ PLL is off.



Symbol	Parameter	Тур	Unit
t _{Sleep}	Wakeup from Sleep mode	2.8	
4	Wakeup from Deep-sleep mode(LDO On)	3.6	μs
I Deep-sleep	Wakeup from Deep-sleep mode (LDO in low power mode)	3.6	
t _{Standby}	Wakeup from Standby mode	31.6	ms

⁽¹⁾ Based on characterization, not tested in production.

4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)(6)

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 108 MHz, All peripherals enabled	_	21.17	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System clock = 108 MHz, All peripherals disabled	_	15.58	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System clock = 96 MHz, All peripherals enabled	_	19.04	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System Clock = 96 MHz, All peripherals disabled	_	14.06	_	mA
IDD + IDDA	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 84 MHz, All peripherals enabled	_	16.85	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz} ,$ System Clock = 84 MHz, All peripherals disabled	_	12.47	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System clock = 72 MHz, All peripherals enabled	_	14.64	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$, System Clock = 72 MHz, All peripherals disabled	_	10.91	_	mA
		$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz} \; ,$ System clock = 48 MHz, All peripherals enabled	_	10.29	_	mA

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.



0 1 1	D	0 !!!!	24.	T (1)	N4 :	11.4
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$				
		System Clock = 48 MHz, All peripherals	_	7.80	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$				
		System clock = 36 MHz, All peripherals	_	8.10	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$,				
		System Clock = 36 MHz, All peripherals	_	6.23	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$				
		System clock = 24 MHz, All peripherals	_	5.91	_	mΑ
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz ,				
		System Clock = 24 MHz, All peripherals	_	4.67	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$				
		System clock = 16 MHz , All peripherals	_	4.45	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$				
		System Clock = 16 MHz, All peripherals	_	3.62	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$				
		System clock = 8 MHz, All peripherals	_	3.01	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz}$				
		System Clock = 8 MHz, All peripherals	_	2.51	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz}$				
		System clock = 4 MHz, All peripherals	_	1.11	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz}$				
		System Clock = 4 MHz, All peripherals	_	0.86	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 2 MHz ,				
		System clock = 2 MHz, All peripherals	_	0.7		mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 2 MHz ,				
		System Clock = 2 MHz, All peripherals	_	0.58	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
	Supply current	clock off, System clock = 108 MHz, All	_	12.79	_	mA
	(Sleep mode)	peripherals enabled				
1	1	poripriorais eriablea		<u> </u>		l .



	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz}, \text{CPU}$				
			clock off, System clock = 108 MHz, All	_	6.40	_	mΑ
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz}, \text{ CPU}$				
			clock off, System clock = 96 MHz, All	_	11.54	_	mΑ
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz}, \text{CPU}$				
			clock off, System Clock = 96 MHz, All	_	5.86	_	mΑ
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System clock = 84 MHz, All	_	10.29	_	mΑ
			peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU				
			clock off, System Clock = 84 MHz, All	_	5.32	_	mA
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System clock = 72 MHz, All	_	9.03	_	mΑ
			peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System Clock = 72 MHz, All	_	4.77	_	mΑ
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System clock = 48 MHz, All	_	6.53	_	mΑ
			peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System Clock = 48 MHz, All	_	3.69	_	mΑ
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System clock = 36 MHz, All	_	5.27	_	mΑ
			peripherals enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz}, \text{ CPU}$				
			clock off, System Clock = 36 MHz, All	_	3.14	_	mA
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU				
			clock off, System clock = 24 MHz, All	_	4.01	_	mA
			peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System Clock = 24 MHz, All	_	2.60	_	mA
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
			clock off, System clock = 16 MHz, All	_	3.18	_	mA
			peripherals enabled				
ı		Ī	L = L = size enteres	L	<u> </u>	L	L





Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Uni
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
		clock off, System Clock = 16 MHz, All	_	2.23	_	mΑ
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
		clock off, System clock = 8 MHz, All	_	2.38	_	m/
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz , CPU				
		clock off, System Clock = 8 MHz, All		1.82		m/
		peripherals disabled		1.02		,
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz, CPU		0.77		m/
		clock off, System clock = 4 MHz, All		0.77		1117
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz, CPU		0.40		
		clock off, System Clock = 4 MHz, All		0.49	_	m
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz, CPU}$				
		clock off, System clock = 2 MHz, All		0.52	_	m
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz, CPU}$				
		clock off, System Clock = 2 MHz, All	_	0.38		m
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power				
		and normal driver mode, IRC40K off, RTC		172.26	330.0	μ
		off				
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power	_	146.29		μA
	(Deep-sleep	and low driver mode, IRC40K off, RTC off		1 10.20		μ,
	mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$		120.37		μA
		normal driver mode, IRC40K off, RTC off		120.57		μ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$		04.66		
		low driver mode, IRC40K off, RTC off	_	94.66	_	μA
		V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K on,		0.00		
		RTC on		6.96		μA
		V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K on,		0.00		
	Supply current	RTC off	_	6.63	_	μA
	(Standby mode)					
		RTC off, VDDA Monitor on	_	5.90	12.1	μ
		V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K off,				
		RTC off, VDDA Monitor off	_	3.69	_	μ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL High	_	2.32	_	μA
	Rotton, ounnis			2.02		μ/
I_{BAT}	Battery supply	driving				
	current	V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on		2.10		11.4
		with external crystal, RTC on, LXTAL High	_	2.10		μA
	1	driving	1			



Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving		1.85		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving		1.90		μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	_	1.68		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	_	1.44	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	ı	1.47	l	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving		1.24		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	ı	1.01	l	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	_	1.32	_	μА
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	_	1.12	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	ı	0.88	l	μΑ

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for T_A = 25 $^{\circ}C$ and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.
- (6) All GPIOs are configured as analog mode except standby mode.







Figure 4-2. Typical supply current consumption in Run mode







4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-8. EMS characteristics</u> (1), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-8. EMS characteristics (1)

Symbol	Parameter	Conditions	Level/Class
Vesd	Voltage applied to all device pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, LQFP64, f _{HCLK} = 108 MHz conforms to IEC 61000-4-2	3A
V _{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on VDD and VSS pins	$V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ $LQFP64, f_{HCLK} = 108 \text{ MHz}$ conforms to IEC 61000-4-4	3A

⁽¹⁾ Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-9. EMI characteristics</u>⁽¹⁾, The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-9. EMI characteristics(1)

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [fhxtal/fhclk] 8/108 MHz	Unit
		$V_{DD} = 3.6 \text{ V}, T_A = +25 ^{\circ}\text{C},$	0.15 MHz to 30 MHz	2.94	
Semi	Peak level LQFP64, f _{HCLK} = 108 MHz, conforms to SAE	30 MHz to 130 MHz	8.13	dΒμV	
		MHz, conforms to SAE	130 MHz to 1 GHz	16.58	
		J1752-3:2017	130 IVII IZ IO 1 GHZ	10.00	

 $[\]hbox{(1)} \quad \hbox{Based on characterization, not tested in production.}$



4.5 Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT[2:0] = 000, rising edge		2.14	_	V
		LVDT[2:0] = 000, falling edge	_	2.03	_	V
		LVDT[2:0] = 001, rising edge	_	2.28	_	V
		LVDT[2:0] = 001, falling edge	_	2.17	_	V
		LVDT[2:0] = 010, rising edge	_	2.42	_	V
$V_{LVD}^{(1)}$		LVDT[2:0] = 010, falling edge		2.32	_	V
	Low Voltage Detector Threshold	LVDT[2:0] = 011, rising edge		2.55	_	V
		LVDT[2:0] = 011, falling edge	_	2.45	_	V
		LVDT[2:0] = 100, rising edge	_	2.69	_	V
		LVDT[2:0] = 100, falling edge	_	2.59	_	V
		LVDT[2:0] = 101, rising edge	_	2.83	_	V
		LVDT[2:0] = 101, falling edge	_	2.73	_	V
		LVDT[2:0] = 110, rising edge	_	2.97	_	V
		LVDT[2:0] = 110, falling edge	_	2.87	_	V
		LVDT[2:0] = 111, rising edge	_	3.11	_	V
		LVDT[2:0] = 111, falling edge	_	3.01	_	V
V _{LVDhyst} ⁽²⁾	LVD hysteresis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Power on reset		_	2.37	_	V
	threshold Power down reset					
V _{PDR} ⁽¹⁾	threshold	_	_	1.82	_	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis			600		mV
trsttempo ⁽²⁾	Reset temporization		_	2	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity.

⁽²⁾ Guaranteed by design, not tested in production.



Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Electrostatic discharge	T _A = 25 °C;			6000	\ \
VESD(HBM)	voltage (human body model)	JS-001-2017	_		6000	V
\/	Electrostatic discharge	T _A = 25 °C;			2000	٧
V _{ESD(CDM)}	voltage (charge device model)	JS-002-2018	- -		2000	V

⁽¹⁾ Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	T 05 %C, IECD70D	_	_	±200	mA
LU	V _{supply} over voltage	T _A = 25 °C; JESD78D	_	_	5.4	V

⁽¹⁾ Based on characterization, not tested in production.

4.7 External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	2.6 V ≤ V _{DD} ≤ 3.6 V	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
	Recommended matching					
C _{HXTAL} (2)(3)	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%
g _m (2)	Oscillator transconductance	Startup	_	25	_	mA/V
I== an=(1)	Crystal or ceramic operating	$V_{DD} = 3.3 \text{ V}$		1.3		m A
I _{DD(HXTAL)} ⁽¹⁾	current	T _A = 25 °C	_	1.3	_	mA
tsuhxtal ⁽¹⁾	Cryotal or coromic startup time	$V_{DD} = 3.3 \text{ V}$		1.8	_	ma
LSUHXTAL	Crystal or ceramic startup time	T _A = 25 °C				ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL_ext} ⁽¹⁾	External clock source or oscillator frequency	V _{DD} = 3.3 V	1	8	50	MHz
V _{HXTALH} ⁽²⁾	OSCIN input pin high level voltage	$V_{DD} = 3.3 \text{ V}$	$0.7~V_{DD}$		V_{DD}	V

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Chxtal1 = Chxtal2 = 2*(Cload - Cs), For Chxtal1 and Chxtal2, it is recommended matching capacitance on OSCIN and OSCOUT. For Cload, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For Cs, it is PCB and MCU pin stray capacitance.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage		V_{SS}	_	$0.3\ V_{DD}$	
t _{H/L(HXTAL)} ⁽²⁾	OSCIN high or low time	_	5	_	_	no
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time		_	_	10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance	_	_	5	_	pF
Ducy _(HXTAL) (2)	Duty cycle		30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	V _{DD} = 3.3 V	_	32.768		kHz
C _{LXTAL} (2)(3)	Recommended matching capacitance on OSC32IN and OSC32OUT	I	_	15		pF
Ducy _(LXTAL) (2)	Crystal or ceramic duty cycle	_	30	_	70	%
		Lower driving capability	_	4	1	
(0)	Oscillator transconductance	Medium low driving capability	_	6	1	
g _m (2)		Medium high driving capability	_	12	1	μA/V
		Higher driving capability	_	18		
		Lower driving capability	_	0.6	1	
(1)	Crystal or ceramic operating	Medium low driving capability	_	0.7	1	
IDDLXTAL (1)	current	Medium high driving capability	_	1.0	1	μΑ
		Higher driving capability	_	1.3	_	
tsulxtal ⁽¹⁾⁽⁴⁾	Crystal or ceramic startup time	_	_	1.8		S

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S), For C_{LXTAL1} and C_{LXTAL2}, it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD}, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For CS, it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.



Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} ⁽¹⁾	External clock source or oscillator frequency			32.768	1000	kHz
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage	_	0.7 V _{DD}	_	V_{DD}	.,
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage	_	Vss		0.3 V _{DD}	V
t _{H/L(LXTAL)} (2)	OSC32IN high or low time		450			
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time		_		50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance		_	5		pF
Ducy _(LXTAL) (2)	Duty cycle		30	50	70	%

⁽¹⁾ Based on characterization, not tested in production.

4.8 Internal clock characteristics

Table 4-17. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	8	_	MHz
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C for}$ grade 6 devices	_	-0.62 to 0.46 ⁽¹⁾	_	
ACC _{IRC8M}	IRC8M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 ^{\circ}\text{C} \sim +105 ^{\circ}\text{C} \text{ for}$ grade 7 devices	_	-0.7 to 0.46 ⁽¹⁾		%
		$V_{DD} = V_{DDA} = 3.3 \text{ V, } T_A =$ 25 °C	-1.0	_	+1.0	
	IRC8M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_	_	0.5		%
Ducy _{IRC8M} ⁽²⁾	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
I _{DDAIRC8M} ⁽¹⁾	IRC8M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	66	_	μΑ
tsuircam ⁽¹⁾	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	2	_	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-18. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC40K} ⁽¹⁾	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		40	_	kHz

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	(IRC40K) frequency					
IDDAIRC40K ⁽²⁾	IRC40K oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		0.4	_	^
IDDAIRC40K\ /	current	T _A = 25 °C		0.4		μΑ
to (2)	IRC40K oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		110		
tsuirc40K ⁽²⁾	time	T _A = 25 °C	_ 110			μs

- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

Table 4-19. High speed internal clock (IRC28M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fIRC28M	High Speed Internal Oscillator (IRC28M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	28	_	MHz
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ for grade 6 devices		-0.86 to 0.9 ⁽¹⁾		
ACC _{IRC28M}	IRC28M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 ^{\circ}\text{C} \sim$ $+105 ^{\circ}\text{C} \text{ for grade 7}$ devices	1	-1.02 to 0.90 ⁽¹⁾		%
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25 ^{\circ}\text{C}$	-1.0	_	+1.0	
	IRC28M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_	_	0.5	_	%
D _{IRC28M} ⁽²⁾	IRC28M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
I _{DDAIRC28M} ⁽¹⁾⁾	IRC28M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	120	_	μΑ
tsuirc28m ⁽¹⁾	IRC28M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	1.6	_	μs

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-20. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC48M}	Oscillator (IRC48M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	48		MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$				
		T_A = -40 °C ~ +85 °C for	_	-0.81 to 0.35 ⁽¹⁾		
		grade 6 devices				
ACC	IRC48M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$				%
ACC _{IRC48M}	accuracy, Factory-trimmed	T_A = -40 °C ~ +105 °C for	_	-0.86 to 0.35 ⁽¹⁾	_	70
		grade 7 devices				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$	-2.0		+2.0	
		25 °C	-2.0	_	+2.0	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	IRC48M oscillator Frequency					
	accuracy, User trimming	_	_	0.12		%
	step ⁽¹⁾					
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$				
I _{DDAIRC48M} ⁽¹⁾		$f_{HCLK} = f_{HXTAL_PLL} = 108$		260	_	μΑ
		MHz				
	IRC48M oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$				
tsuirc _{48M} ⁽¹⁾	time	$f_{HCLK} = f_{HXTAL_PLL} = 108$	_	1.5	_	μs
		MHz				

⁽¹⁾ Based on characterization, not tested in production.

4.9 PLL characteristics

Table 4-21. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		1	_	25	MHz
f _{PLLOUT} ⁽²⁾	PLL output clock frequency		16	_	108	MHz
fvco ⁽²⁾	PLL VCO output clock frequency	_	_	_	108	MHz
t _{LOCK} (2)	PLL lock time		_	_	320	μs
I _{DDA} ^{(1) (3)}	Current consumption on V_{DDA} VCO freq = 108 MI		_	320	_	μΑ
littora(4)	Cycle to cycle Jitter		_	32.1	_	20
Jitter _{PLL} ⁽⁴⁾	Cycle to cycle Jitter (peak to peak)	System clock		255.6		ps

⁽¹⁾ Based on characterization, not tested in production.

4.10 Memory characteristics

Table 4-22. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PEcyc	Number of guaranteed program /erase cycles before failure (Endurance)	_	100			kcycles
t _{READ}	Read time at code flash area			1	_	hclks
	Read time at data flash area		56	_	3536	TICIKS

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ System clock = IRC8M = 8 MHz, f_{PLLOUT} = 108 MHz.

⁽⁴⁾ Value given with main PLL running.

t _{RET}	Data retention time	_		20	_	years
t _{PROG}	Word programming time	ogramming time		37.5	86	μs
terase	Page erase time	T _A range ⁽²⁾	_	45	300	ms
tmerase(64KB)	Mass erase time		_	0.5	1.6	S

- (1) Guaranteed by design and/or characterization, not 100% tested in production.
- (2) For grade 6 devices, T_A range= -40° C ~ +85° C. For grade 7 devices, T_A range= -40° C ~ +105° C.


4.11 NRST pin characteristics

Table 4-23. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	0.03/43/	-0.5		0.3 V _{DD}	.,
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$2.6 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA} \leq$	0.7 V _{DD}		V _{DD} + 0.5	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis	3.6 V	_	360	_	mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40	_	kΩ

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Figure 4-4. Recommended external NRST pin circuit⁽¹⁾



(1) Unless the voltage on NRST pin go below $V_{\text{IL}(NRST)}$ level, the device would not generate a reliable reset.

4.12 **GPIO** characteristics

Table 4-24. I/O port DC characteristics (1) (3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VıL	Standard IO Low level input	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$			0.3 V _{DD}	V
	voltage	2.0 V \(\text{VDD} - \text{VDDA} \(\text{S} \) V			0.3 VDD	\ \
	5V-tolerant IO Low level	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V			0.2.1/	V
	input voltage	$2.0 \text{ V} \leq \text{VDD} - \text{VDDA} \leq 3.0 \text{ V}$			0.3 V _{DD}	\ \ \
V	Standard IO High level	261/4/	0.71/			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
ViH	input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V _{DD}			V



Symbol P		Doror	notor.	Conditions	Min	Tym	May	Unit
	Symbol	Parar	neter	Conditions	Min	Тур	Max	Unit
		5V-tolerant I	O High level	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V _{DD}			V
		input voltage		2.0 V 3 VDD - VDDA 3 3.0 V	0.7 VDD		_	V
ſ		Low level ou	tput voltage	V _{DD} = 2.6 V	_	0.14	_	
	V_{OL}	for 8 IC	O Pins	V _{DD} = 3.3 V	_	0.13		V
		(each I _{IO}	= +8 mA)	V _{DD} = 3.6 V	_	0.12	_	
		Low level ou	tput voltage	V _{DD} = 2.6 V	_	0.36	_	
	V_{OL}	for 8 IO Pins		V _{DD} = 3.3 V	_	0.32		V
		(each I _{IO} = +20 mA)		V _{DD} = 3.6 V	_	0.31	_	
		High level output voltage		V _{DD} = 2.6 V	_	2.42	_	
	Vон	for 8 IO Pins		V _{DD} = 3.3 V	_	3.16	_	V
		(each I _{IO} = +8 mA)		V _{DD} = 3.6 V	_	3.47	_	
		High level or	utput voltage	V _{DD} = 2.6 V	_	2.15	_	
	Vон	for 8 IO	O Pins	V _{DD} = 3.3 V	_	2.92	_	V
		(each I _{IO} =	+20 mA)	V _{DD} = 3.6 V	_	3.24	_	
	D (2)	Internal pull-	All pins	$V_{\text{IN}} = V_{\text{SS}}$	30	40	50	kΩ
	R _{PU} ⁽²⁾	up resistor	PA10	_	7.5	10	13.5	kΩ
ĺ	D (2)	Internal pull-	All pins	$V_{IN} = V_{DD}$	30	40	50	kΩ
	R _{PD} ⁽²⁾	down resistor	PA10	_	7.5	10	13.5	kΩ

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).


Table 4-25. I/O port AC characteristics (1) (2)

GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Туре	Unit	
CDIOv. OSDD0 > OSDDv(1:0) - V0		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	36.82		
GPIOx_OSPD0->OSPDy[1:0] = X0 (IO_Speed = 2 MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	43.91	ns	
(10_opeeu = 2 ivii i2)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	49.92		
GPIOx_OSPD0->OSPDy[1:0] = 01		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	9.27		
(IO_Speed = 10 MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	10.46	ns	
		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	11.72		
GPIOx_OSPD0->OSPDy[1:0] = 11		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	1.66	ns	
(IO_Speed = 50 MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{V}, C_L = 30 \text{ pF}$	2.43		
(10_Speed = 30 Wil IZ)		$2.6 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	3.2		
GPIOx_OSPD0->OSPDy[1:0] = 11 and		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	1.36		
GPIOx_OSPD1->SPDy = 1	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{V}, C_L = 30 \text{ pF}$	2.11	ns	
(IO_Speed mode = MAX)		2.6 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	2.8		

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25 \, ^{\circ}\mathrm{C}$.
- (3) The I/O speed is configured using the GPIOx_OSPD0->OSPDy [1:0] bits. Refer to the GD32F3x0 user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in <u>Figure 4-5. I/O port AC characteristics definition</u>, and maximum frequency cannot exceed 108 MHz.



Figure 4-5. I/O port AC characteristics definition



4.13 ADC characteristics

Table 4-26. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage		2.6	3.3	3.6	V
$V_{IN}^{(1)}$	ADC input voltage range	_	0	_	V_{DDA}	V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	36	MHz
		12-bit	0.007	_	2.57	
fs ⁽¹⁾	Sampling rate	10-bit	0.008	_	3.00	MSPS
IS ^(*)		8-bit	0.01	_	3.60	IVISES
		6-bit	0.011	_	4.50	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 3 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1	_	_	171	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	_	0.2	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_		4	pF
t _{CAL} ⁽²⁾	Calibration time	$f_{ADC} = 36 \text{ MHz}$		3.63		μs
t _s (2)	Sampling time	$f_{ADC} = 36 \text{ MHz}$	0.04		6.65	μs
	Total conversion	12-bit	_	14	_	
t _{CONV} (2)		10-bit	_	12	_	1/ f _{ADC}
(CONV-)	time(including sampling time)	8-bit	_	10	_	I/ IADC
	uille)	6-bit	_	8	_	
t _{SU} ⁽²⁾	Startup time	_	_	_	1	μS

⁽¹⁾ Based on characterization, not tested in production.

Equation 1: Rain max formula
$$R_{AIN} < \frac{T_S}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above ($\underline{Equation 1}$) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-27. ADC R_{AIN} max for f_{ADC} = 36 MHz (1)

T _s (cycles)	t _s (μs)	R _{AINmax} (kΩ)
1.5	0.04	0.8
7.5	0.20	5.1
13.5	0.37	9.4
28.5	0.79	20.1
41.5	1.15	29.4
55.5	1.54	39.5
71.5	1.98	50.9
239.5	6.65	171

⁽¹⁾ Based on characterization, not tested in production.

Table 4-28. ADC dynamic accuracy at $f_{ADC} = 14 \text{ MHz}^{(1)}$

Symbol	Parameter Test conditions		Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 14 MHz	_	10.9		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	67.3		
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	67.6		dB
THD	Total harmonic distortion	Temperature = 25°C	_	-79	_	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-29. ADC dynamic accuracy at f_{ADC} = 28 MHz⁽¹⁾

Symbol	Parameter Test conditions		Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 28 MHz	_	10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	66.7	_	
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	67.0	_	dB
THD	Total harmonic distortion	Temperature = 25 ℃	_	-78	_	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-30. ADC dynamic accuracy at f_{ADC} = 36 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 36 MHz		10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	66.7	_	
SNR	Signal-to-noise ratio	Input Frequency = 20	_	67.0	_	dB
THD	Total harmonic distortion	kHz		-78		uБ
וחט	Total Harmonic distortion	Temperature = 25°C		-70		

⁽¹⁾ Based on characterization, not tested in production.

Table 4-31. ADC static accuracy at f_{ADC} = 14 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f 11 MLI-	±1	_	
DNL	Differential linearity error	f _{ADC} = 14 MHz		_	LSB
INL	Integral linearity error	$V_{DDA} = V_{DD} = 3.3 V$	±1.5	_	

⁽¹⁾ Based on characterization, not tested in production.



4.14 Temperature sensor characteristics

Table 4-32. Temperature sensor characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
TL	VSENSE linearity with temperature		±1.5	_	$^{\circ}\mathbb{C}$
Avg_Slope	Average slope	_	4.08	_	mV/℃
V ₂₅	Voltage at 25 °C	_	1.44	_	V
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

⁽¹⁾ Based on characterization, not tested in production.

4.15 Comparators characteristics

Table 4-33. CMP characteristics


Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit	
V _{DDA}	Operating voltage	_	2.6	3.3	3.6	٧	
VIN	Input voltage range	_	0	_	V_{DDA}	٧	
		Ultra low power mode	_	0.93	_	μs	
	Propagation delay for 200mv	Low power mode	_	0.47	_	μs	
	step with 100mV overdrive	Medium power mode	_	0.17	_	μs	
t _D		High speed power mode	_	37	_	ns	
ιD	Door on the state of the state	Ultra low power mode	_	1.57	_	μs	
	Propagation delay for full	Low power mode	_	0.80	_	μs	
	range step with 100mV	Medium power mode	_	0.21	_	μs	
	Overanve	High speed power mode	_	46	_	ns	
		Ultra low power mode	_	1.53	_		
1	Current concumption	Low power mode	_	2.84	_		
I _{DD}	Current consumption	Medium power mode	_	8.11	_	μA	
		High speed power mode	_	66.00	_		
V _{offset}	Offset error	_	_	±12	_	mV	
		No Hysteresis	_	0	_		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Liveteracie Velter -	Low Hysteresis	_	10	_	.,	
V _{hyst}	Hysteresis Voltage	Medium Hysteresis	_	18	_	mV	
		High Hysteresis	_	36	_		

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.







4.16 DAC characteristics

Table 4-34. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
R _{LOAD} ⁽²⁾	Load resistance	Resistive load with buffer ON		_		kΩ
Ro ⁽²⁾	Impedance output with buffer OFF	_	l	_	15	kΩ
C _{LOAD} (2)	Load capacitance	No pin/pad capacitance included		_	50	pF
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer ON	_	0.2	_	_	V
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer ON	_		_	V _{DDA} -	V
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer OFF	_		0.5		mV
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer OFF	_	_	_	V _{DDA} -	V
I _{DDA} ⁽¹⁾	DAC current consumption	With no load, middle code(0x800) on the input, V_{REF+} = 3.6 V	ı	380		μΑ
IDDAVY	in quiescent mode	With no load, worst code(0xF1C) on the input, V _{REF+} = 3.6 V	_	460	V _{DDA} - 1LSB	μΑ
I _{DDVREF+} (1)	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, V _{REF+} = 3.6 V	_	120	_	μΑ



Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Symbol	Farameter	Conditions	IVIIII	Тур	IVIAX	Offic
		With no load, worst				
		code(0xF1C) on the input, V _{REF+}	_	320	_	μΑ
		= 3.6 V				
DNL ⁽¹⁾	Differential non-linearity	DAG: 401:				1.00
	error	DAC in 12-bit mode			±3	LSB
INL ⁽¹⁾	Integral non-linearity	DAC in 12-bit mode	_	_	±4	LSB
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode	_	_	±12	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	_	_	±0.5	%
T _{setting} ⁽¹⁾	Settling time	$C_{LOAD}\leqslant50$ pF, $R_{LOAD}\geqslant5$ k Ω	_	0.3	1	μs
T _{wakeup} (2)	Wakeup from off state		_	5	10	μs
l lo data	Max frequency for a correct					
Update rate ⁽²⁾	DAC_OUT change from	$C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$ k Ω	_	_	4	MS/s
rate(=)	code i to i±1LSBs					
PSRR ⁽²⁾	Power supply rejection		55	80		dB
ronn-	ratio(to V _{DDA})	_	55	60	_	ub

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

4.17 I2C characteristics

Table 4-35. I2C characteristics (1) (2) (3)


Symbol	Parameter	Conditions	Standard Conditions mode		Fast mode		Fast mode plus		Unit
			Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time	_	4.0	_	0.6		0.2		μs
t _{SCL(L)}	SCL clock low time	_	4.7		1.3		0.5	l	μs
tsu(SDA)	SDA setup time	_	250		100	1	50	l	ns
th(SDA)	SDA data hold time	_	0(3)	3450	0	900	0	450	ns
t _R (SDA/SCL)	SDA and SCL rise time	_	_	1000	_	300	_	120	ns
t _F (SDA/SCL)	SDA and SCL fall time	_	_	300	_	300	_	120	ns
th(STA)	Start condition hold time	_	4.0	_	0.6	_	0.26	_	μs
tsu(sta)	Repeated Start condition setup time	_	4.7	_	0.6	_	0.26	_	μs
t _{SU(STO)}	Stop condition	_	4.0	_	0.6	_	0.26	_	μs



Symbol	Parameter	Conditions	Standard Fast mode plus		Fast mode			Unit	
			Min	Max	Min	Max	Min	Max	
	setup time								
	Stop to Start								
t _{BUFF}	condition time	_	4.7	_	1.3	_	0.5	_	μs
	(bus free)								

- (1) Guaranteed by design, not tested in production.
- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-7. I2C bus timing diagram



4.18 SPI characteristics

Table 4-36. Standard SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
fsck ⁽¹⁾	SCK clock frequency	_		_	27	MHz					
t _{SCK(H)} ⁽¹⁾	SCK clock high time	Master mode, $f_{PCLKx} = 108 \text{ MHz}$, presc = 8	35.04	37.04	39.04	ns					
tsck(L) ⁽¹⁾	SCK clock low time	SCK clock low time Master mode, f _{PCLKx} = 108 MHz, presc = 8				ns					
SPI master mode											
t _{V(MO)} ⁽²⁾	Data output valid time	_	_	5	6	ns					
t _{H(MO)} (2)	Data output hold time	_	3	_	_	ns					
t _{SU(MI)} ⁽¹⁾	Data input setup time	_	1	_	_	ns					
t _{H(MI)} ⁽¹⁾	Data input hold time	_	0	_	_	ns					
		SPI slave mode									
t _{SU(NSS)} ⁽¹⁾	NSS enable setup time	_	0	_	_	ns					
t _{H(NSS)} ⁽¹⁾	NSS enable hold time	_	1	_	_	ns					

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{A(SO)} (2)	Data output access time	_	9	_	13	ns
t _{DIS(SO)} (2)	Data output disable time	_	9	_	13	ns
t _{V(SO)} (2)	Data output valid time	_	_	14	16	ns
t _{H(SO)} (2)	Data output hold time	_	11	_	_	ns
t _{SU(SI)} (1)	Data input setup time	_	0	_	_	ns
t _{H(SI)} (1)	Data input hold time	_	3	_	_	ns

- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

Figure 4-8. SPI timing diagram - master mode







Figure 4-9. SPI timing diagram - slave mode





4.19 I2S characteristics

Table 4-37. I2S characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 16 bits,	3.084	3.086	2.000	
f _{CK} ⁽¹⁾	Clock frequency	Audio frequency = 96 kHz)	3.064		3.000	MHz
		Slave mode	0	_	10	
t _H ⁽¹⁾	Clock high time		162	_	_	ns
t _L (1)	Clock low time	_	162	_	_	ns
t _{V(WS)} (2)	WS valid time	Master mode	0	_	_	ns
t _{H(WS)} (2)	WS hold time	Master mode	0	_	_	ns
tsu(ws) (1)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)} (1)	WS hold time	Slave mode	2	_	_	ns
Ducy _(sck) (1)	I2S slave input clock duty	Slave mode		50	_	%
Ducy _(sck) ···	cycle	Slave mode				%
tsu(SD_MR) (1)	Data input setup time	Master mode	2	_	_	ns
t _{su(SD_SR)} (1)	Data input setup time	Slave mode	0	_		ns
th(SD_MR) (1)	Data input hold time	Master receiver	0	_		ns
th(SD_SR) (1)	Data input hold time	Slave receiver	1	_	_	ns
4 (2)	Data autout valid time	Slave transmitter			10	
t _{v(SD_ST)} (2)	Data output valid time	(after enable edge)	_	_	12	ns
4 (2)	Data autout hald time	Slave transmitter	7			50
th(SD_ST) (2)	Data output hold time	(after enable edge)	/	_	_	ns
4 (2)	Data output valid time	Master transmitter			7	no
t _{v(SD_MT)} (2)	Data output valid time	(after enable edge)			_ ′	ns
t(2)	Data output hold time	Master transmitter	4			no
t _{H(SD_MT)} (2)	Data output hold time	(after enable edge)				ns

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Figure 4-10. I2S timing diagram - master mode





Figure 4-11. I2S timing diagram - slave mode





4.20 USART characteristics

Table 4-38. USART characteristics (1)

Symbol	ol Parameter Conditions		Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 108 MHz	_	_	54	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 108 MHz	9.26	_	_	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 108 MHz	9.26	_	_	ns

⁽¹⁾ Based on characterization, not tested in production.

4.21 USBFS characteristics

Table 4-39. USBFS start up time

Symbol	Parameter	Max	Unit
t _{STARTUP} (1)	USBFS startup time	1	μs

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-40. USBFS DC electrical characteristics

Symb	ol	Parameter	Conditions	Min	Тур	Max	Unit
	V_{DD}	USBFS operating voltage		3		3.6	
	V_{DI}	Differential input sensitivity		0.2		_	
Input	Vсм	Differential common mode	Includes V _{DI} range	0.8		2.5	V
levels ⁽¹⁾ V _{SE}	- 0	range					
	Vse	Single ended receiver	_	1.3	13 —	2.0	
	- OL	threshold					
Output	$V_{\text{OL}} \\$	Static output level low	R_L of 1.0 K to 3.6 V	_	0.06	0.3	V
Levels ⁽²⁾	V_{OH}	Static output level high	R_L of 15 K to V_{SS}	2.8	3.3	3.6	V
R _{PD} ⁽²)	PA11, PA12(USB_DM/DP)	V _{IN} = V _{DD}	17	21	24	
KPD(=)	,	PA9(USB_VBUS)	VIN - VDD	0.65		2.0	kΩ
R _{PU} ⁽²)	PA11, PA12(USB_DM/DP)	V _{IN} = V _{SS}	1.5	1.6	2.1	K77
IXPU.	,	PA9(USB_VBUS)	VIN - VSS	0.25	0.35	0.55	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-41. USBFS electrical characteristics (1)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	C _L = 50 pF	4	_	20	ns
t _F	Fall time	C _{L =} 50 pF	4	_	20	ns
t _{RFM}	Rise / fall time matching	t _R / t _F	90	_	110	%
Vcrs	Output signal crossover voltage		1.3	_	2.0	V

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Figure 4-12. USBFS timings: definition of data signal rise and fall time



4.22 TIMER characteristics

Table 4-42. TIMER characteristics (1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time	_	1	_	t _{TIMERxCLK}
t _{res}	Timer resolution time	f _{TIMERxCLK} = 108 MHz	9.26	_	ns
4	Timer external clock	_	0	f _{TIMERxCLK} /2	MHz
f EXT	frequency	ftimerxclk = 108 MHz	0	54	MHz
RES	Timer resolution	_	_	16/32	bit
	16-bit counter clock	_	1	65536	t _{TIMERxCLK}
tcounter	period when internal clock is selected	f _{TIMERxCLK} = 108 MHz	0.0093	606.8	μs
tmax_count	Maximum possible count	<u> </u>	_	65536 × 65536	t _{TIMERxCLK}
	iviaximum possible count	f _{TIMERxCLK} = 108 MHz	_	39.8	s

⁽¹⁾ Guaranteed by design, not tested in production.

4.23 WDGT characteristics

Table 4-43. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.025	409.525	
1/8	001	0.025	819.025	
1/16	010	0.025	1638.025	
1/32	011	0.025	3276.025	ms
1/64	100	0.025	6552.025	
1/128	101	0.025	13104.025	
1/256	110 or 111	0.025	26208.025	

⁽¹⁾ Guaranteed by design, not tested in production.



Table 4-44. WWDGT min-max timeout value at 54 MHz (f_{PCLK1}) (1)

	(
Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit		
1/1	00	75		4.85			
1/2	01	151		9.71	ma		
1/4	10	303	μs	19.42	ms		
1/8	11	606		38.84			

⁽¹⁾ Guaranteed by design, not tested in production.

4.24 Parameter conditions

Unless otherwise specified, all values given for V_{DD} = V_{DDA} = 3.3 V, T_A = 25 $\,^{\circ}$ C.



5 Package information

5.1 LQFP64 package outline dimensions

Figure 5-1. LQFP64 package outline





Table 5-1. LQFP64 package dimensions

Symbol	Min	Тур	Max
A	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
е	_	0.50	_
eB	11.25	_	11.45
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-2. LQFP64 recommended footprint





5.2 LQFP48 package outline dimensions

Figure 5-3. LQFP48 package outline





Table 5-2. LQFP48 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	_	0.50	
eB	8.10	_	8.25
L	0.45	_	0.75
L1		1.00	
θ	0°	_	7°



Figure 5-4. LQFP48 recommended footprint





5.3 QFN32 package outline dimensions

Figure 5-5. QFN32 package outline





Table 5-3. QFN32 package dimensions

- minio o oi qi iio= p	able 6 6. 41 No2 package difficultions			
Symbol	Min	Тур	Max	
А	0.70	0.75	0.80	
A1	0	0.02	0.05	
b	0.18	0.25	0.30	
С	0.18	0.20	0.25	
D	4.90	5.00	5.10	
D2	3.40	3.50	3.60	
E	4.90	5.00	5.10	
E2	3.40	3.50	3.60	
е	_	0.50	_	
h	0.30	0.35	0.40	
L	0.35	0.40	0.45	
Ne	_	3.50	_	



Figure 5-6. QFN32 recommended footprint





5.4 QFN28 package outline dimensions

Figure 5-7. QFN28 package outline





Table 5-4. QFN28 package dimensions

Symbol	Min	Тур	Max
Α	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1	_	0.14	_
С	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.70	2.80	2.90
E	3.90	4.00	4.10
E2	2.70	2.80	2.90
е	_	0.40	_
h	0.30	0.35	0.40
L	0.30	0.35	0.40
Nd	_	2.40	_
Ne	_	2.40	_



Figure 5-8. QFN28 recommended footprint





5.5 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " θ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

 θ_{JB} : Thermal resistance, junction-to-board.

 θ_{JC} : Thermal resistance, junction-to-case.

 Ψ_{JB} : Thermal characterization parameter, junction-to-board.

ΨЈТ: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where, T_J = Junction temperature.

 T_A = Ambient temperature

 T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance. θ_{JA} is generally used to estimate junction temperature.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
θја	Natural convection, 2S2P PCB	LQFP64	61.80	
		LQFP48	64.40	°C/W
		QFN32	48.50	-0/00
		QFN28	66.07	
		LQFP64	42.83	
θјв	Cold plate, 2S2P PCB	LQFP48	42.32	°C/W
		QFN32	28.32	



GD32F350xx Datasheet

Symbol	Condition	Package	Value	Unit
		QFN28	32.52	
		LQFP64	21.98	
θ _{JC}	Cold plata 252B BCB	LQFP48	22.47	°C/W
OJC	Cold plate, 2S2P PCB	QFN32	24.07	C/VV
		QFN28	30.58	
		LQFP64	43.05	
l	Natural convection, 2S2P PCB	LQFP48	42.42	0000
$\Psi_{ m JB}$		QFN32	28.93	°C/W
		QFN28	32.55	
		LQFP64	1.58	
$\Psi_{ m JT}$	Natural convection, 2S2P PCB	LQFP48	1.74	°C/W
		QFN32	3.33	
		QFN28	3.27	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6 Ordering information

Table 6-1. Part ordering code for GD32F350xx devices


Ordering code	Flash (KB)	Package	Package type	Temperature
J J	, ,	J	0 71	operating range
GD32F350RBT6	128	LQFP64	Green	Industrial
0202.000.02.0		-4	0.00	-40 °C to +85 °C
GD32F350R8T6	64	LQFP64	Green	Industrial
GB321 3301(010	04	LQI I 0 1	GICCII	-40 °C to +85 °C
GD32F350R6T6	32	LQFP64	Green	Industrial
GD32F330K010	32	LQFF04	Green	-40 °C to +85 °C
CD22F2F0D4T6	16	LOED64	Croon	Industrial
GD32F350R4T6	10	LQFP64	Green	-40 °C to +85 °C
00000000000	400	1.05040		Industrial
GD32F350CBT6	128	LQFP48	Green	-40 °C to +85 °C
0000000000	400	1.05040		Industrial
GD32F350CBT7	128	LQFP48	Green	-40 °C to +105 °C
05	•			Industrial
GD32F350C8T6	64	LQFP48	Green	-40 °C to +85 °C
			_	Industrial
GD32F350C6T6	32	LQFP48	Green	-40 °C to +85 °C
			_	Industrial
GD32F350C4T6	16	LQFP48	Green	-40 °C to +85 °C
				Industrial
GD32F350KBU7	128	QFN32	Green	-40 °C to +105 °C
				Industrial
GD32F350K8U6	64	QFN32	Green	-40 °C to +85 °C
				Industrial
GD32F350K8U7	64	QFN32	Green	-40 °C to +105 °C
				Industrial
GD32F350K6U6	32	QFN32	Green	-40 °C to +85 °C
				Industrial
GD32F350K4U6	16	QFN32	Green	
				-40 °C to +85 °C
GD32F350G8U6TR	64	QFN28	Green	Industrial
				-40 °C to +85 °C
GD32F350G6U6TR	32	QFN28	Green	Industrial
				-40 °C to +85 °C
GD32F350G4U6TR	16	QFN28	Green	Industrial
				-40 °C to +85 °C



7 Revision history

Table 7-1. Revision history

1.1 Characteristics values updated 1.2 Repair history accumulation error 1.2 Repair history accumulation error 1.3 Characteristics values updated 1.4 Characteristics values updated 1.5 Characteristics values, logo, package information and ordering information updated 1.5 Electrical characteristics, Arm® Cortex®-M4 core description 1.6 Add LOFP64 package and ordering information 1.6 Vigital Politics (100 Politics) 1.7 Update EXT in Table 2-1. GD32F350xx devices features 1.8 Update Serial peripheral interface (SPI). 1.9 Update Package information. 1.0 Update Package information	Revision No.	Description	Date
1.2 Repair history accumulation error Jan.24, 2018 1.3 Characteristics values updated Jun.1, 2019 1.4 Characteristics values, logo, package information and ordering information updated 1.5 Electrical characteristics, Arm® Cortex®-M4 core description 1.6 Add LQFP64 package and ordering information Update IZC characteristics. Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list. Update Serial peripheral interface (SPI). Update Table 4-1. Absolute maximum ratings (1) (4). Update Table 4-1. Absolute maximum ratings (1) (4). Update SPI characteristics. Update SPI characteristics Update SPI characteristics Update Power consumption Update Power consumption Update EMC characteristics Update EMC characteristics Update EMC characteristics Update EMC characteristics Update External clock characteristics Update Internal clock characteristics Update GPIO characteristics Update GPIO characteristics Update GPIO characteristics	1.0	Initial Release	Jun.6, 2017
1.3 Characteristics values updated 1.4 Characteristics values, logo, package information and ordering information updated 1.5 Electrical characteristics, Arm® Cortex®-M4 core description 1.6 Add LQFP64 package and ordering information Update IZC characteristics. Update WDGT characteristics. Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list. Update Serial peripheral interface (SPI). Update Table 4-27. ADC RAIN max for fADC = 36 MHz(*). Update Table 4-1. Absolute maximum ratings. Update Ordering information. Update Ordering information. Update SPI characteristics. Update IZS characteristics. Update Debug mode. Update Absolute maximum ratings. Update Operating conditions characteristics. Update Power consumption. Update Power consumption. Update EMC characteristics. Update EMC characteristics. Update External clock characteristics. Update Internal clock characteristics. Update Internal clock characteristics. Update Internal clock characteristics. Update GPIO characteristics. Update GPIO characteristics. Update GPIO characteristics.	1.1	Characteristics values updated	Jun.20, 2017
1.4 Characteristics values, logo, package information and ordering information updated 1.5 Electrical characteristics, Arm® Cortex®-M4 core description 1.6 Add LQFP64 package and ordering information Update I2C characteristics. Update WDGT characteristics Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list: Update Serial peripheral interface (SPI). Update Table 4-27. ADC RAIN max for fADC = 36 MHz(1). Update Table 4-1. Absolute maximum ratings(1) (4). Update Ordering information. Update SPI characteristics. Update I2S characteristics. Update Power consumption. Update Operating conditions characteristics. Update Power consumption. Update Power consumption. Update EMC characteristics. Update Electrical sensitivity. Update Electrical sensitivity. Update Internal clock characteristics. Update Internal clock characteristics. Update Operating conditions characteristics. Update Internal clock characteristics. Update Internal clock characteristics. Update Operating conditions characteristics. Update Internal clock characteristics. Update Operating conditions characteristics. Update Operating conditions characteristics. Update Internal clock characteristics. Update Operating conditions characteristics	1.2	Repair history accumulation error	Jan.24, 2018
1.5 Electrical characteristics, Arm® Cortex®-M4 core description 1.6 Add LQFP64 package and ordering information Update I2C characteristics. Update WDGT characteristics. Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list. Update Serial peripheral list. Update Table 4-26. ADC characteristics. Update Table 4-27. ADC RAIN max for fADC = 36 MHz ⁽¹⁾ . Update Table 4-1. Absolute maximum ratings ⁽¹⁾ (4). Update Package information. Update Podering information. Update SPI characteristics. Update I2S characteristics. Update Debug mode. Update Absolute maximum ratings. Update Debug mode. Update Power consumption. Update Power consumption. Update EMC characteristics. Update EMC characteristics. Update Electrical sensitivity. Update External clock characteristics. Update Internal clock characteristics. Update Internal clock characteristics. Update GPIO characteristics. Update GPIO characteristics.	1.3	Characteristics values updated	Jun.1, 2019
1.6 Add LQFP64 package and ordering information Update I2C characteristics. Update MDGT characteristics. Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list. Update Serial peripheral interface (SPI): Update Table 4-26. ADC characteristics. Update Table 4-1. Absolute maximum ratings(1) (4). Update Package information. Update Ordering information. Update SPI characteristics. Update I2S characteristics. Update Absolute maximum ratings Update Absolute maximum ratings Update Debug mode. Update Absolute maximum ratings Update Operating conditions characteristics Update Power consumption Update EMC characteristics Update Power supply supervisor characteristics Update External clock characteristics Update Internal clock characteristics Update OPIO characteristics Update OPIO characteristics Update OPIO characteristics Update OPIO characteristics	1.4		Oct.8, 2019
Update IZC characteristics. Update WDGT characteristics. Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list. Update Serial peripheral interface (SPI). Update Table 4-26. ADC characteristics. Update Table 4-27. ADC RAIN max for fADC = 36 MHz(1). Update Table 4-1. Absolute maximum ratings(1)(4). Update Package information. Update Ordering information. Update SPI characteristics. Update IZS characteristics. Update Power maximum ratings Update Power maximum ratings Update Power consumption Update Power consumption Update EMC characteristics Update EMC characteristics Update Electrical sensitivity Update Electrical sensitivity Update Internal clock characteristics Update NRST pin characteristics Update GPIO characteristics Update GPIO characteristics	1.5	Electrical characteristics, Arm® Cortex®-M4 core description	Jul.10, 2020
Update WDGT characteristics. Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list. Update Serial peripheral interface (SPI). Update Table 4-26. ADC characteristics. Update Table 4-27. ADC RAIN max for fADC = 36 MHz ⁽¹⁾ . Update Package information. Update Ordering information. Update SPI characteristics. Update I2S characteristics. Update Debug mode. Update Debug mode. Update Operating conditions characteristics Update Power consumption Update Power consumption Update EMC characteristics Update Electrical sensitivity Update External clock characteristics Update Internal clock characteristics Update Operating conditions characteristics Update External clock characteristics Update Operating conditions Update Operating conditions characteristics Update Operating conditions Update Operating conditions characteristics Update Operating conditions Update Operating condit	1.6	Add LQFP64 package and ordering information	Nov.25, 2020
Update EXTI in Table 2-1. GD32F350xx devices features and peripheral list. Update Serial peripheral interface (SPI). Update Table 4-26. ADC characteristics. Update Table 4-27. ADC RAIN max for fADC = 36 MHz(1). Update Package information. Update Ordering information. Update SPI characteristics. Update Pebug mode. Update Debug mode. Update Operating conditions characteristics Update Power consumption. Update Power consumption. Update EMC characteristics. Update EMC characteristics. Update Electrical sensitivity. Update Internal clock characteristics. Update Operating conditions characteristics.	_	Update <u>I2C characteristics</u> .	
1.7 Apr. 7, 2022 Apr. 8, 2021 Apr. 8, 2022 Apr. 7, 2022 Apr. 8, 2022 Apr. 8, 2022 Apr. 9, 2022			
Update Serial peripheral interface (SPI). Update Table 4-26. ADC characteristics. Update Table 4-27. ADC RAIN max for fADC = 36 MHz ⁽¹⁾ . Update Package information. Update Ordering information. Update SPI characteristics. Update I2S characteristics. Update Debug mode. Update Operating conditions characteristics. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. 1.8 Update Power supply supervisor characteristics. Update External clock characteristics. Update Internal clock characteristics. Update Operating conditions characteristics. Update External clock characteristics. Update Operating conditions characteristics.		Update EXTI in Table 2-1. GD32F350xx devices features	
1.7 Update Table 4-26. ADC characteristics. Update Table 4-27. ADC RAIN max for fADC = 36 MHz ⁽¹⁾ . Update Package information. Update Ordering information. Update SPI characteristics. Update Pebug mode. Update Debug mode. Update Operating conditions characteristics. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. Update EMC characteristics. Update Electrical sensitivity. Update Internal clock characteristics. Update Operating conditions characteristics. Update Enternal clock characteristics. Update Enternal clock characteristics. Update Operating conditions characteristics. Update Enternal clock characteristics. Update Operating conditions characteristics. Update Operating conditions characteristics. Update Enternal clock characteristics. Update Operating conditions characteristics.		and peripheral list.	
Update Table 4-27. ADC RAIN max for fADC = 36 MHz ⁽¹⁾ . Update Package information. Update Ordering information. Update SPI characteristics. Update Is Cortex®-M4 core. Update Operating conditions characteristics. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. Apr.7, 2022 Update Electrical sensitivity. Update Internal clock characteristics. Update Operation characteristics. Update Internal clock characteristics. Update Operation characteristics. Update Internal clock characteristics. Update Operation characteristics.		Update <u>Serial peripheral interface (SPI)</u> .	
Update Table 4-27. ADC RAIN max for fADC = 36 MHz ⁽¹⁾ . Update Table 4-1. Absolute maximum ratings ⁽¹⁾ (4). Update Package information. Update SPI characteristics. Update I2S characteristics. Update Arm® Cortex®-M4 core. Update Debug mode. Update Absolute maximum ratings. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. Update EMC characteristics. Update Electrical sensitivity. Update Esternal clock characteristics. Update Internal clock characteristics. Update Operating conditions characteristics. Update Electrical sensitivity. Update GPIO characteristics.	1.7	Update <u>Table 4-26. ADC characteristics</u> .	Dec.10, 2021
Update Package information. Update Ordering information. Update SPI characteristics. Update I2S characteristics. Update Arm® Cortex®-M4 core. Update Debug mode. Update Absolute maximum ratings. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. 1.8 Update Power supply supervisor characteristics. Update Electrical sensitivity. Update External clock characteristics. Update Internal clock characteristics. Update NRST pin characteristics. Update GPIO characteristics.			200.10, 202.
Update Ordering information. Update SPI characteristics. Update I2S characteristics. Update Arm® Cortex®-M4 core. Update Debug mode. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. Update Power supply supervisor characteristics. Update Electrical sensitivity. Update External clock characteristics. Update Internal clock characteristics. Update Operating conditions characteristics. Update Electrical sensitivity. Update Electrical sensitivity. Update Internal clock characteristics. Update Operating conditions characteristics. Update Internal clock characteristics. Update Operating conditions characteristics.		-	
Update SPI characteristics. Update I2S characteristics. Update Arm® Cortex®-M4 core. Update Debug mode. Update Absolute maximum ratings. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. Update Power supply supervisor characteristics. Update Electrical sensitivity. Update External clock characteristics. Update Internal clock characteristics. Update Operating Conditions Characteristics. Update Electrical sensitivity. Update External clock characteristics. Update Operating Conditions Characteristics. Update Electrical sensitivity. Update Operating Conditions Characteristics.			
Update I2S characteristics. Update Arm® Cortex®-M4 core. Update Debug mode. Update Absolute maximum ratings. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. Update Power supply supervisor characteristics. Update Electrical sensitivity. Update External clock characteristics. Update Internal clock characteristics. Update NRST pin characteristics. Update GPIO characteristics.			
Update Arm® Cortex®-M4 core. Update Debug mode. Update Absolute maximum ratings Update Operating conditions characteristics Update Power consumption Update EMC characteristics Update Power supply supervisor characteristics Update Electrical sensitivity Update External clock characteristics Update Internal clock characteristics Update NRST pin characteristics Update GPIO characteristics		-	
Update <u>Debug mode</u> . Update <u>Absolute maximum ratings</u> . Update <u>Operating conditions characteristics</u> . Update <u>Power consumption</u> . Update <u>EMC characteristics</u> . 1.8 Update <u>Power supply supervisor characteristics</u> . Update <u>Electrical sensitivity</u> . Update <u>External clock characteristics</u> . Update <u>Internal clock characteristics</u> . Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .		1	
Update Absolute maximum ratings. Update Operating conditions characteristics. Update Power consumption. Update EMC characteristics. 1.8 Update Power supply supervisor characteristics. Update Electrical sensitivity. Update External clock characteristics. Update Internal clock characteristics. Update OPPO characteristics. Update GPIO characteristics.			
Update <u>Power consumption</u> . Update <u>EMC characteristics</u> . 1.8 Update <u>Power supply supervisor characteristics</u> . Update <u>Electrical sensitivity</u> . Update <u>External clock characteristics</u> . Update <u>Internal clock characteristics</u> . Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .			
Update Power consumption Update EMC characteristics 1.8 Update Power supply supervisor characteristics Update Electrical sensitivity Update External clock characteristics Update Internal clock characteristics Update NRST pin characteristics Update GPIO characteristics			
Update <u>EMC characteristics</u> . 1.8 Update <u>Power supply supervisor characteristics</u> . Apr.7, 2022 Update <u>Electrical sensitivity</u> . Update <u>External clock characteristics</u> . Update <u>Internal clock characteristics</u> . Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .		· -	
1.8 Update <u>Power supply supervisor characteristics</u> . Apr.7, 2022 Update <u>Electrical sensitivity</u> . Update <u>External clock characteristics</u> . Update <u>Internal clock characteristics</u> . Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .			
Update <u>Electrical sensitivity</u> . Update <u>External clock characteristics</u> . Update <u>Internal clock characteristics</u> . Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .	1 0		Apr 7 2022
Update <u>External clock characteristics</u> . Update <u>Internal clock characteristics</u> . Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .	1.8		Αμι.τ, 2022
Update <u>Internal clock characteristics</u> . Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .			
Update <u>NRST pin characteristics</u> . Update <u>GPIO characteristics</u> .		· · · · · · · · · · · · · · · · · · ·	
Update <i>GPIO characteristics</i> .			
		Update <u>ADC characteristics</u> .	





	0202.000%	x Datastice
	Update <u>Temperature sensor characteristics</u> .	
	Update <i>On-chip memory</i> .	
	Update NRST pin characteristics .	
1.9	Update <u>I2C characteristics</u> .	Jul. 29, 2022
	Update <u>LQFP64 package outline dimensions</u> .	
	Update <i>Thermal characteristics</i> .	
	Update General description .	
	Update Package and operation temperature .	
	Update <i>Absolute maximum ratings</i> .	
2.0	Update Operating conditions characteristics .	Aug. 22, 2022
	Update <i>Internal clock characteristics</i> .	
	Update Memory characteristics .	
	Update Ordering information .	
2.1	Update Table 2-1. GD32F350xx devices features and	Aug. 30, 2022
2.1	peripheral list.	Aug. 30, 2022
	Update Power consumption .	
2.2	Update EMC characteristics .	Dec. 21, 2022
	Update <u>I2C characteristics</u> .	
	Update <i>Absolute maximum ratings</i> .	
	Update Operating conditions characteristics .	
2.3	Update EMC characteristics .	Mar. 7, 2023
	Update <i>GPIO characteristics</i> .	
	Update Ordering information .	



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.