

2020 Digital IC Design Homework 3: Approximate Average

| | | | | | |
|---|-----------|-----------------------|--|----------------------------|----------|
| NAME | 方嘉祥 | | | | |
| Student ID | F74056166 | | | | |
| Simulation Result | | | | | |
| Functional simulation | Pass | Gate-level simulation | Pass | Gate-level simulation time | 208520ns |
| <pre># ----- # ----- # ----- # All data have been generated successfully! # -----PASS----- # ----- # ----- # ** Note: \$finish : C:/Users/frank/Desktop/univer # Time: 208520 ns Iteration: 2 Instance: /test</pre> | | | <pre># ----- # ----- # ----- # All data have been generated successfully! # -----PASS----- # ----- # ----- # ** Note: \$finish : C:/Users/frank/Desktop/univer # Time: 208520 ns Iteration: 2 Instance: /test</pre> | | |
| Synthesis Result | | | | | |
| Total logic elements | | | 557 / 68,416 (< 1 %) | | |
| Total memory bit | | | 0 / 1,152,000 (0 %) | | |
| Embedded multiplier 9-bit element | | | 0 / 300 (0 %) | | |
| <div><div>Flow Status</div><div>Successful - Wed Apr 29 22:02:36 2020</div><div>Quartus II Version10.0 Build 262 08/18/2010 SP 1 SJ Full Version</div><div>Revision NameCS</div><div>Top-level Entity NameCS</div><div>FamilyCyclone II</div><div>DeviceEP2C70F896C8</div><div>Timing ModelsFinal</div><div>Met timing requirementsYes</div><div>Total logic elements557 / 68,416 (< 1 %)</div><div>Total combinational functions557 / 68,416 (< 1 %)</div><div>Dedicated logic registers77 / 68,416 (< 1 %)</div><div>Total registers77</div><div>Total pins20 / 622 (3 %)</div><div>Total virtual pins0</div><div>Total memory bits0 / 1,152,000 (0 %)</div><div>Embedded Multiplier 9-bit elements0 / 300 (0 %)</div><div>Total PLLs0 / 4 (0 %)</div></div> | | | | | |
| Description of your design | | | | | |
| 我使用 reg 儲存之前八次的輸入 X，加上本次輸入的 X，計算出 Y 值，Xappr 值的計算我放在 combination 的部分，另外使用一個 always@(*)來計算。 | | | | | |

*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit*

element) \times (*gate-level simulation time in ns*)