2020 Digital IC Design Homework 4: RC4 Encrypt

#	NAME	方嘉祥					
Functional simulation Pass Gate-level Pass Simulation Pass Simulation 190104047 ps (your pre-sim result) (your pre-sim result) (your pre-sim result) (your pre-sim result) The result is PASS! Congratulations! Cipher data have been generated successfully! The result is PASS! The result is PASS!	Student ID	F7405	F74056166				
simulation Pass Simulation Pass Simulation 190104047 ps	Simulation Result						
#					simulation	*	
#	(your pre-sim result)						
<pre>#</pre>	<pre># Plain is correct ! #</pre>						
<pre># # ** Note: \$finish : C:/Users/frank/Desktop/university/IC/HW4/testfixture2.v(244)</pre>							

```
(your post-sim result)
       ----- Cipher is correct ! ------
  ----- Plain is correct ! ------
       ----- T B 1 - S U M M A R Y ------
‡ Congratulations! Cipher data have been generated successfully! The result is PASS!
‡ Congratulations! Plain data have been generated successfully! The result is PASS!!
# ** Note: $finish : C:/Users/frank/Desktop/university/IC/HW4/testfixture.v(244)
    Time: 371032547 ps Iteration: 0 Instance: /testfixture
1
        ----- Cipher is correct ! ------
        ----- Plain is correct ! ------
           ----- T B 2 - S U M M A R Y ------
# Congratulations! Cipher data have been generated successfully! The result is PASS!
# Congratulations! Plain data have been generated successfully! The result is PASS!!
# ** Note: $finish : C:/Users/frank/Desktop/university/IC/HW4/testfixture2.v(244)
    Time: 190104047 ps Iteration: 0 Instance: /testfixture2
                                Synthesis Result
Total logic elements
                                           3,214 / 68,416 ( 5 % )
                                           192 / 1,152,000 ( < 1 % )
Total memory bit
Embedded multiplier 9-bit element
                                           0/300(0\%)
                                Successful - Sun May 17 22:07:10 2020
   Flow Status
                                10.0 Build 262 08/18/2010 SP 1 SJ Full Version
   Quartus II Version
   Revision Name
                                RC4
   Top-level Entity Name
                                RC4
   Family
                                Cyclone II
   Device
                                EP2C70F896C8
   Timing Models
                                Final
  Met timing requirements
                                Yes
Total logic elements
                                3,214 / 68,416 (5%)
      Total combinational functions
                                3,204 / 68,416 ( 5 % )
     Dedicated logic registers
                                679 / 68,416 ( < 1 %)
   Total registers
                                679
                                50 / 622 (8 %)
   Total pins
   Total virtual pins
                                192 / 1,152,000 ( < 1 % )
   Total memory bits
   Embedded Multiplier 9-bit elements
                                0/300(0%)
   Total PLLs
                                0/4(0%)
                           Description of your design
```

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in \underline{ns})