

2020 Digital IC Design Homework 3: Approximate Average

NAME	方嘉祥				
Student ID	F74056166				
Simulation Result					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	240480
# ----- # # ----- # # All data have been generated successfully! # # -----PASS----- # # ----- # # ** Note: \$finish : C:/Users/frank/Desktop/univer # Time: 100200 ns Iteration: 2 Instance: /test			# ----- # # ----- # # All data have been generated successfully! # # -----PASS----- # # ----- # # ** Note: \$finish : C:/Users/frank/Desktop/unive # Time: 240480 ns Iteration: 2 Instance: /test # .		
Synthesis Result					
Total logic elements			2,246 / 68,416 (3 %)		
Total memory bit			0 / 1,152,000 (0 %)		
Embedded multiplier 9-bit element			0 / 300 (0 %)		
<div>Flow Summary</div> <div><div><div>Flow Status</div><div>Quartus II Version</div><div>Revision Name</div><div>Top-level Entity Name</div><div>Family</div><div>Device</div><div>Timing Models</div><div>Met timing requirements</div><div><div>Total logic elements</div><div>Total combinational functions</div><div>Dedicated logic registers</div></div><div>Total registers</div><div>Total pins</div><div>Total virtual pins</div><div>Total memory bits</div><div>Embedded Multiplier 9-bit elements</div><div>Total PLLs</div></div><div>Successful - Thu Apr 23 20:02:31 2020 10.0 Build 262 08/18/2010 SP 1 SJ Full Version CS CS Cyclone II EP2C70F896C8 Final Yes 2,246 / 68,416 (3 %) 2,246 / 68,416 (3 %) 79 / 68,416 (< 1 %) 79 20 / 622 (3 %) 0 0 / 1,152,000 (0 %) 0 / 300 (0 %) 0 / 4 (0 %)</div></div>					
Description of your design					
我使用 reg 儲存之前八次的輸入 X，加上本次輸入的 X，計算出 Y 值，Y 值的計算我放在 combination 的部分，另外存每筆輸入 X 與平均的差值。					

$$\text{Scoring} = (\text{Total logic elements} + \text{total memory bit} + 9 * \text{embedded multiplier 9-bit element}) \times (\text{gate-level simulation time in } \underline{\text{ns}})$$