2020 Digital IC Design Homework 3: Approximate Average

2020 1	Jigita.	IC Design	Home	W	ork 3: Approxim	ate Average	
NAME	方嘉祥						
Student ID	F74056166						
Simulation Result							
Functional	Pass	Gate-level	Pass		Gate-level	200520mg	
simulation	Pass	simulation			simulation time	208520ns	
#					** Note: \$finish : (
Synthesis Result							
Total logic elements				557 / 68,416 (< 1 %)			
Total memory bit			0 /	0 / 1,152,000 (0 %)			
Embedded multiplier 9-bit element				0/300(0%)			
Quartus II Version Revision Name CS Top-level Entity Name CS Family Device Timing Models Met timing requirements Total logic elements Total combinational functions Dedicated logic registers Total registers Total pins Total virtual pins			ne II 70F896C 68,416 (68,416 (8,416 (22 (3 % 152,000 0 (0 %)	396C8 ,416 (< 1 %) ,416 (< 1 %) ,416 (< 1 %) (3 %) 2,000 (0 %) 0 %)			
Description of your design							
					本次輸入的 X,計外使用一個 always	十算出 Y 值,Xappr s@(*)來計算。	

element) \times (gate-level simulation time in \underline{ns})