```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 04/18/2021 09:27:17 PM
// Design Name:
// Module Name: Full Adder
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Full Adder(
   input A,
  input B,
   input c in,
  output s,
  output c out
  );
  wire C = \sim c in;
  m4 le sum (.in({c in, C, C in}), .sel({A,B}), .e(1), .o(s));
  m4 le carry (.in({1'b1, c in, c in, 1'b0}), .sel({A,B}), .e(1), .o(c out));
```

endmodule