```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 04/18/2021 04:17:22 PM
// Design Name:
// Module Name: m4 1e
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module m4 1e(
  input [3:0] in,
  input [1:0] sel,
  input e,
  output o
```

);

endmodule

assign o = e & ((in[3] & sel[1] & sel[0])

| (in[2] & sel[1] & ~sel[0])
| (in[1] & ~sel[1] & sel[0])

| (in[0] & ~sel[1] & ~sel[0]));