```verilog
module mini_adder(
    input a,
    input b,
    input c,
    output s,
    output c_out
    );
    assign s = a ^ b ^ c;
    assign c_out = a & b | (a ^ b) & c;

endmodule
```