```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/11/2021 04:19:15 PM
// Design Name:
// Module Name: seven segment
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module seven segment(
            input n3,
            input n2,
           input n1,
           input n0,
           output a,
           output b,
           output c,
           output d,
           output e,
           output f,
           output g
           );
           assign a = (-n3\&-n2\&-n1\&n0) | (-n3\&n2\&-n1\&-n0) | (n3\&-n2\&n1\&n0) | (n3\&n2\&-n1\&n0);
           assign f = (-n3\&-n2\&-n1\&n0) | (-n3\&-n2\&n1\&-n0) | (-n3\&-n2\&n1\&n0) |
(\sim n3\&n2\&n1\&n0) | (n3\&n2\&\sim n1\&n0);
           assign b = (\sim n3\&n2\&\sim n1\&n0) | (\sim n3\&n2\&n1\&\sim n0) | (n3\&\sim n2\&n1\&n0) | (n3\&n2\&\sim n1\&\sim n0)
| (n3\&n2\&n1\&\sim n0) | (n3\&n2\&n1\&n0);
           assign g = (-n3\&-n2\&-n1\&-n0) \mid (-n3\&-n2\&-n1\&n0) \mid (-n3\&n2\&-n1\&-n0) \mid (n3\&n2\&-n1\&-n0) \mid (n3\&n2\&-n0) \mid (n3\&n2\&
            assign e = (\sim n3\&\sim n2\&\sim n1\&n0) \mid (\sim n3\&\sim n2\&n1\&n0) \mid (\sim n3\&n2\&\sim n1\&\sim n0) \mid
(~n3&n2&~n1&n0) | (~n3&n2&n1&n0) | (n3&~n2&~n1&n0);
            assign c = (-n3\&-n2\&n1\&-n0) | (n3\&n2\&-n1\&-n0) | (n3\&n2\&n1\&-n0) | (n3\&n2\&n1\&n0);
            assign d = (-n3\&-n2\&-n1\&n0) \mid (-n3\&n2\&-n1\&-n0) \mid (-n3\&n2\&n1\&n0) \mid
(n3\& n2\& n1\& n0) | (n3\& n2\& n1\& n0) | (n3\& n2\& n1\& n0);
```

